This repository was archived by the owner on Jun 7, 2024. It is now read-only.
Commit b562871
committed
StdCellLib DRC fixes and via enclosure improvement
* Fix DRC errors:
* min tap licon enclosure
* minimum licon on poly difftap space
* minimum poly to difftap space
* minimum implant space after P&R
* Update via enclosure for routing to make width/height same as the
routing layers above and below
* TODO: CRL.RoutingLayerGauge.PowerSupply1 parent 97411ec commit b562871
File tree
120 files changed
+5996
-6228
lines changed- thirdparty/open_pdk/C4M.Sky130
- libs.ref/StdCellLib
- gds
- liberty
- spice
- verilog
- vhdl
- libs.tech
- coriolis/techno/etc/coriolis2/node130/sky130
- klayout
- tech/C4M.Sky130
- drc
- lvs
Some content is hidden
Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.
120 files changed
+5996
-6228
lines changedBinary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
0 commit comments