Skip to content

First instruction ignored #21

@karabambus

Description

@karabambus

Since we are using bram ip that requires 1 cycle for read, during initial fetch state there is a bug. Should be fixed with implementing asychronous memory.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions