Name of 'module' needs to change when filename name is changed

[chrisnappi]

@coreyeng
Fairly certain that when we specify --verilog_top_output_name the name of the module in the file needs to be changed to match.

[ginty]

I think this may be fixed by #43