forked from CODA-Team/AncstrGNN_benchmark
-
Notifications
You must be signed in to change notification settings - Fork 0
/
ADC_CORE.sp
456 lines (252 loc) · 13.8 KB
/
ADC_CORE.sp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
.subckt type:digital INV0_LVT i zn vdd vss
xm0 zn i vss vss nch_lvt_mac l=40e-9 w=155e-9 multi=1 nf=1
xm1 zn i vdd vdd pch_lvt_mac l=40e-9 w=205e-9 multi=1 nf=1
.ends INV0_LVT
.subckt type:analog DAC_SWITCHES dac<9> dac<8> dac<7> dac<6> dac<5> dac<4> dac<3> dac<2> dac<1> gnd in<9> in<8> in<7> in<6> in<5> in<4> in<3> in<2> in<1> vcm vdd vrefn vrefp
xi5 in<5> dac<5> vrefp vrefn INV0_LVT
xi3 in<7> dac<7> vrefp vrefn INV0_LVT
xi4 in<6> dac<6> vrefp vrefn INV0_LVT
xi6 in<2> dac<2> vrefp vrefn INV0_LVT
xi7 in<3> dac<3> vrefp vrefn INV0_LVT
xi10 in<8> net07 vdd gnd INV0_LVT
xi9 in<1> dac<1> vrefp vcm INV0_LVT
xi8 in<4> dac<4> vrefp vrefn INV0_LVT
xi0 in<9> net91 vdd gnd INV0_LVT
xi1 net91 dac<9> vrefp vrefn INV0_LVT
xi2 net07 dac<8> vrefp vrefn INV0_LVT
.ends DAC_SWITCHES
.subckt type:analog SAMPLE_NETWORK comp_in gnd in<9> in<8> in<7> in<6> in<5> in<4> in<3> in<2> in<1> vcm vdd vrefn vrefp
xi2 dac<9> dac<8> dac<7> dac<6> dac<5> dac<4> dac<3> dac<2> dac<1> gnd in<9> in<8> in<7> in<6> in<5> in<4> in<3> in<2> in<1> vcm vdd vrefn vrefp DAC_SWITCHES
.ends SAMPLE_NETWORK
.subckt type:analog COMPARATOR clk crossn crossp gnd intern interp outm outp vdd _net1 _net0
xm1 gnd interp gnd gnd nch_mac l=1e-6 w=2e-6 multi=1 nf=1
xm0 gnd intern gnd gnd nch_mac l=1e-6 w=2e-6 multi=1 nf=1
xm16 outm crossp gnd gnd nch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=2
xm17 outp crossn gnd gnd nch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=2
xm26 net050 clk gnd gnd nch_lvt_mac l=40e-9 w=480e-9 multi=1 nf=4
xm4 crossn crossp intern gnd nch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=2
xm3 crossp crossn interp gnd nch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=2
xm25 interp _net0 net050 gnd nch_lvt_mac l=40e-9 w=1.92e-6 multi=1 nf=16
xm24 intern _net1 net050 gnd nch_lvt_mac l=40e-9 w=1.92e-6 multi=1 nf=16
xm8 outm crossp vdd vdd pch_lvt_mac l=40e-9 w=480e-9 multi=1 nf=4
xm18 intern clk vdd vdd pch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=1
xm15 outp crossn vdd vdd pch_lvt_mac l=40e-9 w=480e-9 multi=1 nf=4
xm19 interp clk vdd vdd pch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=1
xm10 crossn clk vdd vdd pch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=1
xm12 crossp clk vdd vdd pch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=1
xm14 crossn crossp vdd vdd pch_lvt_mac l=40e-9 w=480e-9 multi=1 nf=4
xm13 crossp crossn vdd vdd pch_lvt_mac l=40e-9 w=480e-9 multi=1 nf=4
.ends COMPARATOR
.subckt type:digital INVD0BWP i zn vdd vss
m0 zn i vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m1 zn i vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
.ends INVD0BWP
.subckt type:analog LATCH clk gnd inm inp outm outp vcc
xi1 net67 outp vcc gnd INVD0BWP
xi0 net64 outm vcc gnd INVD0BWP
xm10 net64 clk vcc vcc pch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm9 net67 clk vcc vcc pch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm13 net67 net64 vcc vcc pch_mac l=40e-9 w=240e-9 multi=1 nf=2
xm4 net64 net67 vcc vcc pch_mac l=40e-9 w=240e-9 multi=1 nf=2
xm8 net65 clk vcc vcc pch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm12 net012 clk vcc vcc pch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm11 net60 clk gnd gnd nch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm0 net65 inp net60 gnd nch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm2 net67 net64 net65 gnd nch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm3 net64 net67 net012 gnd nch_mac l=40e-9 w=120e-9 multi=1 nf=1
xm1 net012 inm net60 gnd nch_mac l=40e-9 w=120e-9 multi=1 nf=1
.ends LATCH
.subckt type:mixed SAR_LOGIC_2ND_STAGE comp compb gnd q<9> q<8> q<7> q<6> q<5> q<4> q<3> q<2> q<1> qb<9> qb<8> qb<7> qb<6> qb<5> qb<4> qb<3> qb<2> qb<1> s<10> s<9> s<8> s<7> s<6> s<5> s<4> s<3> s<2> s<1> vdd q<0> qb<0> s<0>
xi1<9> s<9> gnd compb comp net03<0> net04<0> vdd LATCH
xi1<8> s<8> gnd compb comp net03<1> net04<1> vdd LATCH
xi1<7> s<7> gnd compb comp net03<2> net04<2> vdd LATCH
xi1<6> s<6> gnd compb comp net03<3> net04<3> vdd LATCH
xi1<5> s<5> gnd compb comp net03<4> net04<4> vdd LATCH
xi1<4> s<4> gnd compb comp net03<5> net04<5> vdd LATCH
xi1<3> s<3> gnd compb comp net03<6> net04<6> vdd LATCH
xi1<2> s<2> gnd compb comp net03<7> net04<7> vdd LATCH
xi1<1> s<1> gnd compb comp net03<8> net04<8> vdd LATCH
xi0 s<10> gnd compb comp qb<9> q<9> vdd LATCH
xi2<9> net04<0> qb<8> vdd gnd INVD0BWP
xi2<8> net04<1> qb<7> vdd gnd INVD0BWP
xi2<7> net04<2> qb<6> vdd gnd INVD0BWP
xi2<6> net04<3> qb<5> vdd gnd INVD0BWP
xi2<5> net04<4> qb<4> vdd gnd INVD0BWP
xi2<4> net04<5> qb<3> vdd gnd INVD0BWP
xi2<3> net04<6> qb<2> vdd gnd INVD0BWP
xi2<2> net04<7> qb<1> vdd gnd INVD0BWP
xi2<1> net04<8> qb<0> vdd gnd INVD0BWP
xi3<9> net03<0> q<8> vdd gnd INVD0BWP
xi3<8> net03<1> q<7> vdd gnd INVD0BWP
xi3<7> net03<2> q<6> vdd gnd INVD0BWP
xi3<6> net03<3> q<5> vdd gnd INVD0BWP
xi3<5> net03<4> q<4> vdd gnd INVD0BWP
xi3<4> net03<5> q<3> vdd gnd INVD0BWP
xi3<3> net03<6> q<2> vdd gnd INVD0BWP
xi3<2> net03<7> q<1> vdd gnd INVD0BWP
xi3<1> net03<8> q<0> vdd gnd INVD0BWP
.ends SAR_LOGIC_2ND_STAGE
.subckt type:digital DFSNQD1BWP d cp sdn q vdd vss
m0 net44 net25 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
m1 net11 cp vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m2 q net13 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
m3 net7 sdn net44 vss nch l=40e-9 w=310e-9 m=1 nf=1
m4 net37 net13 vss vss nch l=40e-9 w=120e-9 m=1 nf=1
m5 net33 sdn net37 vss nch l=40e-9 w=120e-9 m=1 nf=1
mi20 net7 net83 net63 vss nch l=40e-9 w=310e-9 m=1 nf=1
mi23 net25 net83 net5 vss nch l=40e-9 w=120e-9 m=1 nf=1
mi22 net33 net11 net63 vss nch l=40e-9 w=120e-9 m=1 nf=1
mi21 net25 d net20 vss nch l=40e-9 w=310e-9 m=1 nf=1
m6 net13 net63 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
mi19 net20 net11 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
mi24 net5 net7 vss vss nch l=40e-9 w=120e-9 m=1 nf=1
m7 net83 net11 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m8 net11 cp vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
mi33 net33 net83 net63 vdd pch l=40e-9 w=120e-9 m=1 nf=1
m9 net7 sdn vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
m10 q net13 vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
mi34 net25 net11 net96 vdd pch l=40e-9 w=120e-9 m=1 nf=1
mi30 net7 net11 net63 vdd pch l=40e-9 w=250e-9 m=1 nf=1
m11 net7 net25 vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
mi28 net81 net83 vdd vdd pch l=40e-9 w=340e-9 m=1 nf=1
m12 net83 net11 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m13 net33 net13 vdd vdd pch l=40e-9 w=120e-9 m=1 nf=1
mi35 net96 net7 vdd vdd pch l=40e-9 w=120e-9 m=1 nf=1
m14 net33 sdn vdd vdd pch l=40e-9 w=120e-9 m=1 nf=1
m15 net13 net63 vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
mi26 net25 d net81 vdd pch l=40e-9 w=340e-9 m=1 nf=1
.ends DFSNQD1BWP
.subckt type:digital AN3D0BWP a1 a2 a3 z vdd vss
m0 net13 a3 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m1 z net11 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m2 net5 a2 net13 vss nch l=40e-9 w=155e-9 m=1 nf=1
m3 net11 a1 net5 vss nch l=40e-9 w=155e-9 m=1 nf=1
m4 z net11 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m5 net11 a3 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m6 net11 a1 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m7 net11 a2 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
.ends AN3D0BWP
.subckt type:digital AN2D0BWP a1 a2 z vdd vss
m0 z net5 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m1 net5 a1 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m2 net5 a2 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m3 z net5 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m4 net17 a2 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m5 net5 a1 net17 vss nch l=40e-9 w=155e-9 m=1 nf=1
.ends AN2D0BWP
.subckt type:digital DFNCND1BWP d cpn cdn q qn vdd vss
m0 net49 cdn vdd vdd pch l=40e-9 w=280e-9 m=1 nf=1
mi43 net53 net9 vdd vdd pch l=40e-9 w=120e-9 m=1 nf=1
m1 net49 net20 vdd vdd pch l=40e-9 w=280e-9 m=1 nf=1
mi6 net5 d net1 vdd pch l=40e-9 w=340e-9 m=1 nf=1
m2 net11 net67 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m3 net37 net49 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m4 qn net37 vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
m5 net67 cpn vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m6 q net49 vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
mi44 net53 cdn vdd vdd pch l=40e-9 w=120e-9 m=1 nf=1
mi17 net37 net67 net20 vdd pch l=40e-9 w=120e-9 m=1 nf=1
m7 net9 net5 vdd vdd pch l=40e-9 w=180e-9 m=1 nf=1
mi16 net9 net11 net20 vdd pch l=40e-9 w=180e-9 m=1 nf=1
mi45 net5 net11 net53 vdd pch l=40e-9 w=120e-9 m=1 nf=1
mi7 net1 net67 vdd vdd pch l=40e-9 w=340e-9 m=1 nf=1
m8 qn net37 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
m9 net37 net49 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
mi4 net109 net11 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
mi18 net37 net11 net20 vss nch l=40e-9 w=120e-9 m=1 nf=1
m10 net49 net20 net104 vss nch l=40e-9 w=280e-9 m=1 nf=1
m11 net104 cdn vss vss nch l=40e-9 w=280e-9 m=1 nf=1
m12 net9 net5 vss vss nch l=40e-9 w=150e-9 m=1 nf=1
mi15 net9 net67 net20 vss nch l=40e-9 w=150e-9 m=1 nf=1
mi5 net5 d net109 vss nch l=40e-9 w=310e-9 m=1 nf=1
m13 net67 cpn vss vss nch l=40e-9 w=155e-9 m=1 nf=1
mi49 net77 cdn vss vss nch l=40e-9 w=120e-9 m=1 nf=1
mi48 net64 net9 net77 vss nch l=40e-9 w=120e-9 m=1 nf=1
m14 q net49 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
m15 net11 net67 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
mi47 net5 net67 net64 vss nch l=40e-9 w=120e-9 m=1 nf=1
.ends DFNCND1BWP
.subckt type:digital SAR_LOGIC_1ST_STAGE_CLKGATING clk clksb gnd s<10> s<9> s<8> s<7> s<6> s<5> s<4> s<3> s<2> s<1> s<0> vdd sb<1>
xi16<10> clkb s<10> sb<9> clkff<9> vdd gnd AN3D0BWP
xi16<9> clkb s<9> sb<8> clkff<8> vdd gnd AN3D0BWP
xi16<8> clkb s<8> sb<7> clkff<7> vdd gnd AN3D0BWP
xi16<7> clkb s<7> sb<6> clkff<6> vdd gnd AN3D0BWP
xi16<6> clkb s<6> sb<5> clkff<5> vdd gnd AN3D0BWP
xi16<5> clkb s<5> sb<4> clkff<4> vdd gnd AN3D0BWP
xi16<4> clkb s<4> sb<3> clkff<3> vdd gnd AN3D0BWP
xi16<3> clkb s<3> sb<2> clkff<2> vdd gnd AN3D0BWP
xi16<2> clkb s<2> sb<1> clkff<1> vdd gnd AN3D0BWP
xi16<1> clkb s<1> sb<0> clkff<0> vdd gnd AN3D0BWP
xi19 clk clkb vdd gnd INVD0BWP
xi13 clkb sb<10> clkff<10> vdd gnd AN2D0BWP
xi18<10> s<10> clkff<9> clksb s<9> sb<9> vdd gnd DFNCND1BWP
xi18<9> s<9> clkff<8> clksb s<8> sb<8> vdd gnd DFNCND1BWP
xi18<8> s<8> clkff<7> clksb s<7> sb<7> vdd gnd DFNCND1BWP
xi18<7> s<7> clkff<6> clksb s<6> sb<6> vdd gnd DFNCND1BWP
xi18<6> s<6> clkff<5> clksb s<5> sb<5> vdd gnd DFNCND1BWP
xi18<5> s<5> clkff<4> clksb s<4> sb<4> vdd gnd DFNCND1BWP
xi18<4> s<4> clkff<3> clksb s<3> sb<3> vdd gnd DFNCND1BWP
xi18<3> s<3> clkff<2> clksb s<2> sb<2> vdd gnd DFNCND1BWP
xi18<2> s<2> clkff<1> clksb s<1> sb<1> vdd gnd DFNCND1BWP
xi18<1> s<1> clkff<0> clksb s<0> sb<0> vdd gnd DFNCND1BWP
xi17 vdd clkff<10> clksb s<10> sb<10> vdd gnd DFNCND1BWP
.ends SAR_LOGIC_1ST_STAGE_CLKGATING
.subckt type:digital SAR_LOGIC clk clksb gnd outn outp q<9> q<8> q<7> q<6> q<5> q<4> q<3> q<2> q<1> qb<9> qb<8> qb<7> qb<6> qb<5> qb<4> qb<3> qb<2> qb<1> vdd q<0> qb<0> s<0> sb<1>
xi1 outp outn gnd q<9> q<8> q<7> q<6> q<5> q<4> q<3> q<2> q<1> qb<9> qb<8> qb<7> qb<6> qb<5> qb<4> qb<3> qb<2> qb<1> s<10> s<9> s<8> s<7> s<6> s<5> s<4> s<3> s<2> s<1> vdd q<0> qb<0> s<0> SAR_LOGIC_2ND_STAGE
xi0 clk clksb gnd s<10> s<9> s<8> s<7> s<6> s<5> s<4> s<3> s<2> s<1> s<0> vdd sb<1> SAR_LOGIC_1ST_STAGE_CLKGATING
.ends SAR_LOGIC
.subckt type:analog SAMPLER clks_boost gnd vin vout
xm0 vout clks_boost vin gnd nch_lvt_mac l=40e-9 w=240e-9 multi=1 nf=1
.ends SAMPLER
.subckt type:digital DFCND1BWP d cp cdn q qn vdd vss
m0 qn net33 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
mi4 net53 net5 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
mi18 net33 net5 net79 vss nch l=40e-9 w=120e-9 m=1 nf=1
m1 net95 net79 net9 vss nch l=40e-9 w=280e-9 m=1 nf=1
m2 net81 net25 vss vss nch l=40e-9 w=150e-9 m=1 nf=1
mi15 net81 net67 net79 vss nch l=40e-9 w=150e-9 m=1 nf=1
m3 net33 net95 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m4 net67 net5 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
mi5 net25 d net53 vss nch l=40e-9 w=310e-9 m=1 nf=1
mi49 net20 cdn vss vss nch l=40e-9 w=120e-9 m=1 nf=1
mi48 net17 net81 net20 vss nch l=40e-9 w=120e-9 m=1 nf=1
m5 q net95 vss vss nch l=40e-9 w=310e-9 m=1 nf=1
m6 net9 cdn vss vss nch l=40e-9 w=280e-9 m=1 nf=1
m7 net5 cp vss vss nch l=40e-9 w=155e-9 m=1 nf=1
mi47 net25 net67 net17 vss nch l=40e-9 w=120e-9 m=1 nf=1
m8 net33 net95 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m9 net5 cp vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m10 net67 net5 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
mi43 net72 net81 vdd vdd pch l=40e-9 w=120e-9 m=1 nf=1
mi6 net25 d net104 vdd pch l=40e-9 w=340e-9 m=1 nf=1
m11 qn net33 vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
m12 q net95 vdd vdd pch l=40e-9 w=410e-9 m=1 nf=1
mi44 net72 cdn vdd vdd pch l=40e-9 w=120e-9 m=1 nf=1
mi17 net33 net67 net79 vdd pch l=40e-9 w=120e-9 m=1 nf=1
m13 net81 net25 vdd vdd pch l=40e-9 w=180e-9 m=1 nf=1
m14 net95 net79 vdd vdd pch l=40e-9 w=280e-9 m=1 nf=1
mi16 net81 net5 net79 vdd pch l=40e-9 w=180e-9 m=1 nf=1
mi45 net25 net5 net72 vdd pch l=40e-9 w=120e-9 m=1 nf=1
mi7 net104 net67 vdd vdd pch l=40e-9 w=340e-9 m=1 nf=1
m15 net95 cdn vdd vdd pch l=40e-9 w=280e-9 m=1 nf=1
.ends DFCND1BWP
.subckt type:digital NR2D0BWP a1 a2 zn vdd vss
m0 zn a2 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m1 zn a1 vss vss nch l=40e-9 w=155e-9 m=1 nf=1
m2 net13 a2 vdd vdd pch l=40e-9 w=205e-9 m=1 nf=1
m3 zn a1 net13 vdd pch l=40e-9 w=205e-9 m=1 nf=1
.ends NR2D0BWP
.subckt type:digital COUNTER clksb ctrl d<1> d<0> gnd in vdd
xi1 net9 d<0> clksb d<1> net9 vdd gnd DFCND1BWP
xi0 net6 net12 clksb d<0> net6 vdd gnd DFCND1BWP
xi2 in ctrl net12 vdd gnd NR2D0BWP
.ends COUNTER
.topckt ADC_CORE clkc clks gnd inn inp q<9> q<8> q<7> q<6> q<5> q<4> q<3> q<2> q<1> q<0> qb<9> qb<8> qb<7> qb<6> qb<5> qb<4> qb<3> qb<2> qb<1> qb<0> vdd bypass est_delay vcm vrefn vrefp
xi1 cpinn gnd q<9> q<8> qb<7> qb<6> qb<5> qb<4> qb<3> qb<2> qb<1> vcm vdd vrefn vrefp SAMPLE_NETWORK
xi0 cpinp gnd qb<9> qb<8> q<7> q<6> q<5> q<4> q<3> q<2> q<1> vcm vdd vrefn vrefp SAMPLE_NETWORK
xi2 clkc net3 net4 gnd net1 net2 coutn coutp vdd cpinp cpinn COMPARATOR
xi3 clkc clksb gnd coutn coutp q<9> q<8> q<7> q<6> q<5> q<4> q<3> q<2> q<1> qb<9> qb<8> qb<7> qb<6> qb<5> qb<4> qb<3> qb<2> qb<1> vdd q<0> qb<0> est_delay est SAR_LOGIC
xi11 clks net05 inp cpinp SAMPLER
xi12 clks net06 inn cpinn SAMPLER
xi13 clksb est_delay estimator<1> estimator<0> gnd coutp vdd COUNTER
.ends ADC_CORE