We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 88a20df commit c4bb863Copy full SHA for c4bb863
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
@@ -1856,13 +1856,13 @@ bool GCNPassConfig::addRegAssignAndRewriteOptimized() {
1856
// allocations.
1857
// addPass(&AMDGPUUpdateAllocatedVGPRLiveRangesID);
1858
1859
- // Now we can perform register-coalescing on remaining copies,
1860
- // mainly sgpr copies and wwm-vgpr copies.
1861
- addPass(&RegisterCoalescerID);
1862
-
1863
// Optimize EXEC-mask related instructions around SGPR register class.
1864
if (OptExecMaskPreRA)
1865
addPass(&SIOptimizeExecMaskingPreRAID);
+
+ // Now we can perform register-coalescing on remaining copies,
+ // mainly sgpr copies and wwm-vgpr copies.
+ addPass(&RegisterCoalescerID);
1866
}
1867
1868
addPass(createSGPRAllocPass(true));
0 commit comments