Skip to content

Pull requests: Xilinx/llvm-aie

New pull request New
56 Open 640 Closed
56 Open 640 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[AIE][NFC] Refactor LoadStoreVectorizer hooks to use inheritance
#727 opened Dec 2, 2025 by khallouh Loading…
2
Guard cmake JOB_POOL property against duplicate entries if ...
#726 opened Dec 2, 2025 by jorickert Loading…
[AIE2][AIE2P] Add combiners related to extract/insert/broadcast
#723 opened Nov 26, 2025 by andcarminati Loading…
6
[AIE2P] Remove unnecessary truncations/ands in Intrinsic Combine
#720 opened Nov 25, 2025 by andcarminati Loading…
[AIEX] Implement getMemoryOpCost for unaligned vector loads
#719 opened Nov 25, 2025 by andcarminati Loading…
[AIE][Legalize] FMUL type minimization looks through fneg. FADD implemented in vector unit
#715 opened Nov 20, 2025 by martien-de-jong Loading…
38
SubReg Spiller
#713 opened Nov 20, 2025 by F-Stuckmann • Draft
9
[AIEX] Refactor Set/GetControlRegister and UPS instruction selection to share common code
#712 opened Nov 17, 2025 by abhinay-anubola Loading…
6
[DRAFT] [AIEX] simplify Debug types across AIE architectures
#670 opened Oct 1, 2025 by F-Stuckmann • Draft
4
[AIE2P] Add alternative calling convention for library calls
#664 opened Sep 24, 2025 by konstantinschwarz Loading…
6
[DRAFT][AIE2P] Add pseudo to handle VMAC_f_vmac_bf_vmul_bf_core_X_X
#649 opened Sep 11, 2025 by andcarminati Loading…
1
Rewrites reshapes that are adding 1-sized dims and are followed by a tile on the one-sized dim to a tile on the original shape followed by a reshape.
#637 opened Sep 3, 2025 by jorickert • Draft
2
[AIE2P][Vectorization] Support for reduction in Peano
#604 opened Aug 7, 2025 by Sameeranjoshi Loading…
[AIE2P] Fix broadcast intrinsics.
#503 opened Jun 24, 2025 by SagarMaheshwari99 Loading…
6
[aie][aie2p] Global Isel : trunc vector when size(src)/size(dst) = 4
#496 opened Jun 20, 2025 by newling Loading…
19
[AIE2] Alias Analysis using AddrSpace Info
#484 opened Jun 10, 2025 by martien-de-jong • Draft
4
[AIE2P] Add SingletonCopyEdges dag mutator in pre-scheduler
#469 opened May 14, 2025 by khallouh Loading…
4
[AIE2P] Support all 64-bit-destination G_BUILD_VECTOR in legalizer
#467 opened May 13, 2025 by khallouh Loading…
11
Fix various compile warnings
#458 opened May 7, 2025 by philippjh Loading…
6
[AIE2p] Use multi-slot pseudo for const COPY with unique def
#454 opened May 2, 2025 by krishnamtibrewala Loading…
9
[AIE2P] Allow more address chaining and add a profitability check heuristic
#451 opened Apr 28, 2025 by khallouh Loading…
19
[WIP] Enhance 3D register allocation strategy
#442 opened Apr 22, 2025 by krishnamtibrewala • Draft
18
[Draft][wip] Support composite vector register class for register allocation.
#433 opened Apr 9, 2025 by niwinanto • Draft
4
[DRAFT][AIEX] Improve pre-sched decisions for Post-SWP candidates
#429 opened Apr 8, 2025 by andcarminati • Draft
2
win ci: add workflow to build aie components
#421 opened Apr 2, 2025 by philippjh Loading…
1
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.