We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 81c966d commit 2fa36ebCopy full SHA for 2fa36eb
gcc/config/riscv/riscv.cc
@@ -690,6 +690,8 @@ static const struct riscv_tune_param arcv_rmx100_tune_info = {
690
false, /* vector_unaligned_access */
691
false, /* use_divmod_expansion */
692
false, /* overlap_op_by_pieces */
693
+ true, /* use_zero_stride_load */
694
+ false, /* speculative_sched_vsetvl */
695
RISCV_FUSE_NOTHING, /* fusible_ops */
696
NULL, /* vector cost */
697
NULL, /* function_align */
gcc/doc/riscv-mtune.texi
@@ -50,6 +50,8 @@ particular CPU name. Permissible values for this option are:
50
51
@samp{xiangshan-kunminghu},
52
53
+@samp{arc-v-rmx-100-series},
54
+
55
@samp{generic-ooo},
56
57
@samp{size},
0 commit comments