Skip to content

Commit 71a6cec

Browse files
committed
Update README.md
1 parent b6c6a00 commit 71a6cec

File tree

1 file changed

+16
-2
lines changed

1 file changed

+16
-2
lines changed

README.md

+16-2
Original file line numberDiff line numberDiff line change
@@ -1,2 +1,16 @@
1-
# spi_master_fpga
2-
SPI master controller for FPGA
1+
# SPI master controller for FPGA
2+
3+
The SPI master is simple controller for communication between FPGA and various peripherals via the SPI interface. The SPI master was implemented using VHDL 93 and is applicable to any FPGA.
4+
5+
**The SPI master controller support only SPI mode 0 (CPOL=0, CPHA=0)!**
6+
7+
The SPI master controller was simulated.
8+
9+
# Synthesis results summary:
10+
11+
DATA_WIDTH | LE (LUT) | FF | BRAM | Fmax
12+
:---:|:---:|:---:|:---:|:---:
13+
8b | 28 | 22 | 0 | 307.4MHz
14+
16b | 39 | 31 | 0 | 211.3MHz
15+
16+
*Synthesis was performed using Quartus II 64-Bit Version 13.0.1 for FPGA Altera Cyclone II with these settings: CLK_FREQ = 50 MHz, SCLK_FREQ = 5 MHz.*

0 commit comments

Comments
 (0)