Harvard_Arch_Processor This is a VHDL implementation of Harvard Architecture Processor with the ISA guidelines mentioned in the attached PDF