Skip to content

Commit cb51e38

Browse files
author
Frederic Borry
committed
Added NanoVNA driver documentation.
Added DTR flag to uart transport documentation.
1 parent 48a4c5a commit cb51e38

File tree

2 files changed

+46
-1
lines changed

2 files changed

+46
-1
lines changed

section-transports.tex

Lines changed: 9 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -89,14 +89,22 @@ \section{uart}
8989

9090
SCPI over RS-232 or USB-UART.
9191

92-
This transport takes two arguments: device path (required) and baud rate (optional). If baud rate is not specified, it
92+
This transport takes 3 arguments: device path (required), baud rate (optional) and flags (optional). If baud rate is not specified, it
9393
defaults to 115200.
9494

9595
Example:
9696
\begin{lstlisting}[language=sh, numbers=none]
9797
ngscopeclient myscope:rigol:uart:/dev/ttyUSB0:115200
9898
\end{lstlisting}
9999

100+
Some devices, like the NanoVNA, need to activate the DTR line to communicate. This can be achieved by adding the DTR flag to the connection string.
101+
102+
Example:
103+
\begin{lstlisting}[language=sh, numbers=none]
104+
ngscopeclient NanoVNA-F:nanovna:uart:COM6:115200:DTR
105+
\end{lstlisting}
106+
107+
100108
\section{usbtmc}
101109

102110
SCPI over USB Test \& Measurement Class protocol.

section-vna-drivers.tex

Lines changed: 37 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -34,6 +34,43 @@ \subsection{coppermt}
3434
As of this writing, only 2-port VNAs are supported. 4-port VNAs will probably work using only the first two ports,
3535
but this has not been tested.
3636

37+
\section{NanoVNA}
38+
39+
\begin{tabularx}{16cm}{lllX}
40+
\thickhline
41+
\textbf{Device Family} & \textbf{Driver} & \textbf{Transport} & \textbf{Notes} \\
42+
\thickhline
43+
NanoVNA & nanovna & uart & Not tested but should work\\
44+
\thinhline
45+
NanoVNA-D & nanovna & uart & Not tested but should work\\
46+
\thinhline
47+
NanoVNA-F & nanovna & uart & Not tested but should work\\
48+
\thinhline
49+
DeepVNA 101 & nanovna & uart & Development and tests made on this device (a.k.a. NanoVNA-F Deepelec)\\
50+
\thinhline
51+
NanoVNA-F\_V2 & nanovna & uart & Not tested but should work\\
52+
\thinhline
53+
NanoVNA-H & nanovna & uart & Not tested but should work\\
54+
\thinhline
55+
NanoVNA-H4 & nanovna & uart & Not tested but should work\\
56+
\thickhline
57+
\end{tabularx}
58+
59+
\subsection{nanovna}
60+
61+
This driver supports the NanoVNA with different variants of the original design and firmware (see above).
62+
63+
Communication with the device uses UART transport layer with a connection string looking like this (DTR flag is required):
64+
\begin{lstlisting}[language=sh, numbers=none]
65+
COM6:115200:DTR
66+
\end{lstlisting}
67+
68+
Paginated sweep has been implemented to achieve memory depths greater then the device's internal limit.
69+
70+
Pagination is also used at low RBW to prevent the connection from timing out during sweep.
71+
72+
NanoVNA V2 (with binary protocol) is NOT supported.
73+
3774
\section{Pico Technology}
3875

3976
\begin{tabularx}{16cm}{lllX}

0 commit comments

Comments
 (0)