Skip to content

Latest commit

 

History

History
39 lines (28 loc) · 1.2 KB

File metadata and controls

39 lines (28 loc) · 1.2 KB

Chisel Test

A simple project for myself to learn Chisel and FPGA.

Supports TinyFPGA BX and OrangeCrab boards.

Build tool are required separately.

Usage

To build a bitstream for a specific top module, simply make with TOP_MODULE. Where BOARD can be tinyfpgabx or orangecrab.

make BOARD=... TOP_MODULE=...

For TinyFPGA BX, to program bitstream, connect device to USB then use prog task.

make BOARD=tinyfpgabx TOP_MODULE=... prog

For OrangeCrab, to dfu bitstream, connect device to USB, then use dfu task.

make BOARD=orangecrab TOP_MODULE=... dfu