{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"riscv-spec-v2-cn","owner":"iFMRT","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-06-11T08:00:47.587Z"}},{"type":"Public","name":"Graduation-Project-2012","owner":"iFMRT","isFork":false,"description":"Follow MIPS Run Team 2012 Graduation Project","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-06-07T11:43:02.060Z"}},{"type":"Public","name":"azpr_cpu","owner":"iFMRT","isFork":true,"description":"用Altera FPGA芯片自制CPU","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":11,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-04-06T13:21:13.182Z"}},{"type":"Public","name":"iFMRT.github.io","owner":"iFMRT","isFork":false,"description":"iFMRT GitHub Page","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2015-11-18T06:44:29.995Z"}}],"repositoryCount":4,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"iFMRT repositories"}