Skip to content
/ axi Public

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

License

View license
1.3k stars 294 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

pulp-platform/axi

Error
Looks like something went wrong!

About

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Topics

asic fpga hardware rtl ip systemverilog axi network-on-chip axi4 axi4-lite

Resources

Readme

License

View license
Activity
Custom properties

Stars

1.3k stars

Watchers

40 watching

Forks

294 forks
Report repository

Releases 60

v0.39.7 Latest
May 20, 2025
+ 59 releases

Contributors 41

+ 27 contributors

Languages