SCB.ICSR.VECTACTIVE is RES0 on armv8m-baseline w/o halting debug #456

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Open

taralx opened this issue Dec 24, 2022 · 0 comments

Labels

O-Armv8-M

taralx commented Dec 24, 2022 •

edited

Loading

I know it's a weird combo (no halting debug is rare), but if we read this from IPSR instead of ICSR we avoid the problem altogether.

cortex-m/cortex-m-rt/macros/src/lib.rs

Line 227 in 1a21591

let irqn = unsafe { (core::ptr::read_volatile(SCB_ICSR) & 0x1FF) as i16 - 16 };

newAM added the O-Armv8-M label

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment