We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 5137b0a + f1f3b63 commit 66f5d1fCopy full SHA for 66f5d1f
riscv-rt/CHANGELOG.md
@@ -7,6 +7,18 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
7
8
## [Unreleased]
9
10
+### Added
11
+
12
+- Enable float support for targets with extension sets F and D
13
+- Add ability to override trap handling mechanism
14
15
+### Changed
16
17
+- Update `riscv` to version 0.7
18
+- Update `quote` to version 1.0
19
+- Update `proc-macro2` to version 1.0
20
+- Update `rand` to version to version 0.7.3
21
22
## [v0.8.0] - 2020-07-18
23
24
### Changed
0 commit comments