Skip to content

Commit b3686d9

Browse files
committed
Release pci_types v0.8.0
1 parent 505db3e commit b3686d9

File tree

2 files changed

+7
-7
lines changed

2 files changed

+7
-7
lines changed

Cargo.toml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "pci_types"
3-
version = "0.7.0"
3+
version = "0.8.0"
44
authors = ["Isaac Woods"]
55
repository = "https://github.com/rust-osdev/pci_types"
66
description = "Library with types for handling PCI devices"

src/lib.rs

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -78,16 +78,16 @@ pub trait ConfigRegionAccess {
7878
fn function_exists(&self, address: PciAddress) -> bool;
7979

8080
/// Performs a PCI read at `address` with `offset`.
81-
///
81+
///
8282
/// # Safety
83-
///
83+
///
8484
/// `address` and `offset` must be valid for PCI reads.
8585
unsafe fn read(&self, address: PciAddress, offset: u16) -> u32;
8686

8787
/// Performs a PCI write at `address` with `offset`.
88-
///
88+
///
8989
/// # Safety
90-
///
90+
///
9191
/// `address` and `offset` must be valid for PCI writes.
9292
unsafe fn write(&self, address: PciAddress, offset: u16, value: u32);
9393
}
@@ -388,9 +388,9 @@ impl EndpointHeader {
388388
}
389389

390390
/// Write to a BAR, setting the address for a device to use.
391-
///
391+
///
392392
/// # Safety
393-
///
393+
///
394394
/// The supplied value must be a valid BAR value (refer to the PCIe specification for
395395
/// requirements) and must be of the correct size (i.e. no larger than `u32::MAX` for 32-bit
396396
/// BARs). In the case of a 64-bit BAR, the supplied slot should be the first slot of the pair.

0 commit comments

Comments
 (0)