Skip to content
This repository was archived by the owner on Mar 2, 2021. It is now read-only.

Commit b348a50

Browse files
authored
Update README.md
1 parent 11512bf commit b348a50

File tree

1 file changed

+7
-0
lines changed

1 file changed

+7
-0
lines changed

README.md

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,10 +1,17 @@
11
Freedom
22
=======
33

4+
5+
6+
47
Attention -
58
As of March 1 2021, SiFive is archiving the freedom repository. The code here is not being actively maintained, and we can't continue to provide updates while the fpga boards, software ecosystems and other dependencies change.
69

710

11+
12+
13+
14+
815
This repository contains the RTL created by SiFive for its Freedom E300 and U500
916
platforms. The Freedom E310 Arty FPGA Dev Kit implements the Freedom E300
1017
Platform and is designed to be mapped onto an [Arty FPGA Evaluation

0 commit comments

Comments
 (0)