`CLR` registers need to be reset to 0x00

[trembel]

When clearing a register (e.g. IRQ or correlation state):

• Do only write a 1 into the bits that have effectively been set
• End the 'clearing' by writing again 0x00 into the clear register

Else subsequent events will not be written into the status register.