Can't ignore the input and output in internal tasks of a module.

[xfguo]

case

module(
input x,
output y
);

task xxx;
input a;
output b;
endtask

end

The a and b should not be include in testbench.