@@ -37,7 +37,7 @@ fn devFeatureForBackend(backend: std.builtin.CompilerBackend) dev.Feature {
37
37
.stage2_powerpc = > .powerpc_backend ,
38
38
.stage2_riscv64 = > .riscv64_backend ,
39
39
.stage2_sparc64 = > .sparc64_backend ,
40
- .stage2_spirv64 = > .spirv64_backend ,
40
+ .stage2_spirv = > .spirv64_backend ,
41
41
.stage2_wasm = > .wasm_backend ,
42
42
.stage2_x86 = > .x86_backend ,
43
43
.stage2_x86_64 = > .x86_64_backend ,
@@ -55,7 +55,7 @@ fn importBackend(comptime backend: std.builtin.CompilerBackend) type {
55
55
.stage2_powerpc = > @import ("arch/powerpc/CodeGen.zig" ),
56
56
.stage2_riscv64 = > @import ("arch/riscv64/CodeGen.zig" ),
57
57
.stage2_sparc64 = > @import ("arch/sparc64/CodeGen.zig" ),
58
- .stage2_spirv64 = > @import ("codegen/spirv.zig" ),
58
+ .stage2_spirv = > @import ("codegen/spirv.zig" ),
59
59
.stage2_wasm = > @import ("arch/wasm/CodeGen.zig" ),
60
60
.stage2_x86 , .stage2_x86_64 = > @import ("arch/x86_64/CodeGen.zig" ),
61
61
_ = > unreachable ,
@@ -76,7 +76,7 @@ pub fn legalizeFeatures(pt: Zcu.PerThread, nav_index: InternPool.Nav.Index) ?*co
76
76
.stage2_x86 ,
77
77
.stage2_riscv64 ,
78
78
.stage2_sparc64 ,
79
- .stage2_spirv64 ,
79
+ .stage2_spirv ,
80
80
.stage2_powerpc ,
81
81
= > | backend | {
82
82
dev .check (devFeatureForBackend (backend ));
0 commit comments