HW1 submission

hw1.t.v

@@ -0,0 +1,21 @@
+`include "hw1.v"
+
+module demorgan_test ();
+
+  reg A, B;
+  wire nA, nB, nAandnB, AandB, nAandB, nAornB, AorB, nAorB;
+
+  demorgan dut(A, B, nA, nB, nAandnB, AandB, nAandB, nAornB, AorB, nAorB);
+
+  initial begin
+    $display("A B | ~A ~B | ~A~B | ~(AB) | ~A+~B | ~(A+B)");
+    A=0;B=0; #1
+    $display("%b %b |  %b  %b | 	%b  | 	%b  | 	%b  | 	%b  ", A,B, nA, nB, nAandnB, nAandB, nAornB, nAorB);
+    A=0;B=1; #1
+    $display("%b %b |  %b  %b | 	%b  | 	%b  | 	%b  | 	%b  ", A,B, nA, nB, nAandnB, nAandB, nAornB, nAorB);
+    A=1;B=0; #1
+    $display("%b %b |  %b  %b | 	%b  | 	%b  | 	%b  | 	%b  ", A,B, nA, nB, nAandnB, nAandB, nAornB, nAorB);
+    A=1;B=1; #1
+    $display("%b %b |  %b  %b | 	%b  | 	%b  | 	%b  | 	%b  ", A,B, nA, nB, nAandnB, nAandB, nAornB, nAorB);
+  end
+endmodule

hw1.v

@@ -0,0 +1,34 @@
+module demorgan
+(
+  input  A,
+  input  B,
+  output nA,
+  output nB,
+  output nAandnB,
+
+  output AandB,
+  output nAandB,
+  output nAornB,
+  output AorB,
+  output nAorB
+);
+
+  wire nA;
+  wire nB;
+
+  wire AandB;
+  wire AorB;
+
+  not Ainv(nA, A);
+  not Binv(nB, B);
+  and andgate(nAandnB, nA, nB);
+
+  and andgate(AandB, A, B);
+  not AandBinv(nAandB, AandB);
+
+  or orgate(nAornB, nA, nB);
+
+  or orgate(AorB, A, B);
+  not AorBinv(nAorB, AorB);
+
+endmodule

results.txt

@@ -0,0 +1,5 @@
+A B | ~A ~B | ~A~B | ~(AB) | ~A+~B | ~(A+B)
+0 0 |  1  1 |   1  |    1  |    1  |    1
+0 1 |  1  0 |   0  |    1  |    1  |    0
+1 0 |  0  1 |   0  |    1  |    1  |    0
+1 1 |  0  0 |   0  |    0  |    0  |    0