Skip to content
View Granp4sso's full-sized avatar
  • University of Naples Federico II
  • Naples

Block or report Granp4sso

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. cv32e41s cv32e41s Public

    Forked from openhwgroup/cv32e40s

    4 stage, in-order, secure RISC-V core based on the CV32E40S

    SystemVerilog 3

  2. RISC-V-Memory-Protection-Table RISC-V-Memory-Protection-Table Public

    This repo provides an open-source system verilog implementation for the Memory Protection Table (MPT), compliant with the official RISC-V specification. It supports both 64 and 32 bits systems.

    SystemVerilog 3

  3. shadowfax shadowfax Public

    shadowfax is a CoVE specification compliant TSM-driver written in rust. It is intended to provide the basic foundations for RISC-V Application-class CPUs Trusted Computing.

    Shell 3

  4. TinyIO-library-for-printf-and-scanf- TinyIO-library-for-printf-and-scanf- Public

    Forked from martinatogna/TinyIO-library-for-printf-and-scanf-

    A bare-metal RISC-V compatible IO library that provides nostd implementations for printf and scanf

    C 2 1

  5. cva5 cva5 Public

    Forked from openhwgroup/cva5

    CVA5 - Interfaceless

    SystemVerilog 1

  6. bourbon-ristretto-32-riscv bourbon-ristretto-32-riscv Public

    A 32-bit RISC-V core built just for fun and learning purposes

    SystemVerilog