xilinx timing constraints fix #5

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Open

aananko wants to merge 1 commit into MIPSfpga:master from aananko:patch-1

aananko commented Nov 2, 2015

Seems like the core remains untimed in Nexus4_ddr variant at least. Fix for the case.


          Update nexys4_ddr.xdc

5ae559a

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet