Skip to content

Actions: Riesi/bierdeckel

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
46 workflow runs
46 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
vendor more symbols Auto Design Checker #46: Commit 331b821 pushed by Riesi
11s main
main
11s
update CI Auto Design Checker #45: Commit 072daca pushed by Riesi
7s main
main
7s
update PCB to Kicad 10 Auto Design Checker #44: Commit 19953f3 pushed by Riesi
1m 3s main
main
1m 3s
add 3d models of some components Auto Design Checker #43: Commit 3d61eec pushed by Riesi
7m 49s main
main
7m 49s
add license to PCB silkscreen Auto Design Checker #42: Commit f343175 pushed by Riesi
7m 28s main
main
7m 28s
fix filter Auto Design Checker #41: Commit f9e8d0d pushed by Riesi
7m 26s main
main
7m 26s
Update tag_release.yml Auto Design Checker #40: Commit 9903c81 pushed by Riesi
1m 16s main
main
1m 16s
Try to fix CI running Auto Design Checker #39: Commit 9ef4784 pushed by Riesi
1m 12s main
main
1m 12s
Try to fix CI running tagged-release #7: Commit 9ef4784 pushed by Riesi
Failure main
main
Failure
Update CI.kibot.yaml tagged-release #6: Commit 9b6f3bc pushed by Riesi
Failure main
main
Failure
Update CI.kibot.yaml tagged-release #5: Commit 147efb0 pushed by Riesi
Failure main
main
Failure
define project files Auto Design Checker #38: Commit 17474d3 pushed by Riesi
2m 29s main
main
2m 29s
define project files tagged-release #4: Commit 17474d3 pushed by Riesi
Failure main
main
Failure
make CI always run on yml changes Auto Design Checker #37: Commit 440e1cc pushed by Riesi
1m 10s main
main
1m 10s
Update CI.kibot.yaml tagged-release #3: Commit 59c8bb2 pushed by Riesi
Failure main
main
Failure
set CI config path Auto Design Checker #36: Commit 34907e5 pushed by Riesi
1m 12s main
main
1m 12s
set CI config path tagged-release #2: Commit 34907e5 pushed by Riesi
Failure main
main
Failure
move CI file Auto Design Checker #35: Commit ee8a3cc pushed by Riesi
1m 18s main
main
1m 18s
make CI run on CI changes Auto Design Checker #34: Commit aceeb7c pushed by Riesi
1m 4s main
main
1m 4s
Delete bierdeckel.xml Auto Design Checker #33: Commit dcbcace pushed by Riesi
1m 11s main
main
1m 11s
further work Auto Design Checker #32: Commit d8434a2 pushed by Riesi
1m 9s bt-printf
bt-printf
1m 9s
change power ON and latching circuit to use FETs Auto Design Checker #31: Commit 0e12811 pushed by Riesi
1m 13s main
main
1m 13s
add unit to capacitor value tagged-release #1: Commit 47457a7 pushed by Riesi
1m 6s v0.3
v0.3
1m 6s
begin improving power latching circuit Auto Design Checker #30: Commit e86f509 pushed by Riesi
1m 13s main
main
1m 13s
add unit to capacitor value Auto Design Checker #29: Commit 47457a7 pushed by Riesi
1m 15s v0.3
v0.3
1m 15s