PhD researcher, Member of the Electronic Circuits, Systems and Applications (@ECSAlab) Laboratory
Highlights
- Pro
Pinned Loading
-
4bitCounterParLoad
4bitCounterParLoad PublicA 4bit Counter with Parallel Load including a Clock Divider and a BCD decoder
VHDL 1
-
-
FSM_CarAlarm
FSM_CarAlarm PublicFinite-State Machine Design of a Simple Car Security Alarm on FPGA
VHDL 2
-
CastaliaGCF
CastaliaGCF PublicRouting Algorithm for Mobile Agent (MA) based Wireless Sensor Network (WSN) on Castalia Simulator
5 contributions in the last year
Day of Week | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | March Mar | |||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
Activity overview
Contribution activity
April 2025
Stavros has no activity
yet for this period.