Skip to content

cairo-caplan/core-v-verif

This branch is 21 commits behind openhwgroup/core-v-verif:master.

Folders and files

NameName
Last commit message
Last commit date
Sep 1, 2023
Feb 2, 2024
Mar 12, 2020
Jun 23, 2023
Mar 29, 2023
Mar 29, 2023
May 15, 2024
Feb 13, 2025
Aug 19, 2024
Apr 10, 2024
May 15, 2023
Feb 11, 2025
Dec 9, 2021
Nov 6, 2023
Jul 10, 2024
Mar 4, 2024
Aug 23, 2023
Dec 7, 2023
Jan 21, 2020
Oct 21, 2023
Jun 23, 2022
Nov 30, 2019
Jan 11, 2025
Feb 22, 2021
Nov 14, 2023

Repository files navigation

core-v-verif

Functional verification project for the CORE-V family of RISC-V cores.

Getting Started

First, have a look at the OpenHW Group's website to learn a bit more about who we are and what we are doing.
For first time users of CORE-V-VERIF, the Quick Start Guide in the CORE-V-VERIF Verification Strategy is the best place to start.

Directory Structure of this Repo

bin

Various utilities for running tests and performing various verification-related activities in the core-v-verif repository.

core-v-cores

Empty sub-directory into which the RTL from one or more of the CORE-V-CORES repositories is cloned.

cv32e40p, cv32e40x, cv32e40s, cva6

Core-specific verification code.

docs

Sources for the Verification Strategy document, DV plans, coding style guidelines and available coverage reports.

mk

Common simulation Makefiles that support testbenches for all CORE-V cores.

lib

Common components for the all CORE-V verification environments.

vendor_lib

Verification components supported by third-parties.

Contributing

We highly appreciate community contributions. You can get a sense of our current needs by reviewing the GitHub projects associated with this repository. Individual work-items within a project are defined as issues with a task label.

To ease our work of reviewing your contributions, please:

  • Review CONTRIBUTING and our SV/UVM coding style guidelines.
  • Split large contributions into smaller commits addressing individual changes or bug fixes. Do not mix unrelated changes into the same commit!
  • Write meaningful commit messages.
  • If asked to modify your changes, do fixup your commits and rebase your branch to maintain a clean history.

Acknowledgements

Check out the acknowledgements.

About

Functional verification project for the CORE-V family of RISC-V cores.

Resources

License

Code of conduct

Stars

Watchers

Forks

Packages

No packages published

Languages

  • Assembly 65.3%
  • SystemVerilog 21.2%
  • C 9.1%
  • Makefile 1.7%
  • Python 1.7%
  • C++ 0.4%
  • Other 0.6%