Skip to content

Verilog: $isunknown #1149

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Verilog: $isunknown

5c0604c
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Open

Verilog: $isunknown #1149

Verilog: $isunknown
5c0604c
Select commit
Loading
Failed to load commit list.

Annotations

2 warnings
check-ubuntu-24_04-make-clang
succeeded Jun 23, 2025 in 2m 50s