Skip to content

Verilog: lowering for four-valued zero-extend #796

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Draft
wants to merge 1 commit into
base: main
Choose a base branch
from
Draft

Verilog: lowering for four-valued zero-extend #796

wants to merge 1 commit into from

Conversation

kroening
Copy link
Collaborator

@kroening kroening commented Nov 1, 2024 •
edited
Loading

This adds a lowering for zero_extend expressions for four-valued operands.

@kroening kroening force-pushed the zero-extend branch 2 times, most recently from f8c7c21 to 1a54d5c Compare November 30, 2024 15:19
@kroening kroening force-pushed the zero-extend branch 3 times, most recently from 6adaaa2 to c607cd1 Compare June 5, 2025 01:10
@kroening kroening changed the title Verilog: use zero_extend_exprt Verilog: lowering for four-valued zero-extend Oct 16, 2025
@kroening kroening force-pushed the zero-extend branch 2 times, most recently from c58ebb3 to c3d3e35 Compare October 16, 2025 18:32
@kroening
Verilog: lowering for four-valued zero-extend
7c34d9d 
This adds a lowering for zero_extend expressions for four-valued operands.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

Verilog

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

1 participant

@kroening