Skip to content

Idealized C-V data exchange kernels for A5 - #174

Open
learning-chip wants to merge 20 commits into
huawei-csl:mainfrom
learning-chip:cv_comm_a5
Open

Idealized C-V data exchange kernels for A5#174
learning-chip wants to merge 20 commits into
huawei-csl:mainfrom
learning-chip:cv_comm_a5

fix(examples): lint cross_core_sync_demos

0e81b40
Select commit
Loading
Failed to load commit list.
Sign in for the full log view

Annotations

1 warning
Build AICPU examples inside quay.io/ascend/cann (950, py3.12)
succeeded Jul 16, 2026 in 2m 22s