Skip to content

Commit c0168fc

Browse files
committed
SDLoc passed by const reference
1 parent fbf7816 commit c0168fc

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -684,8 +684,8 @@ bool RISCVDAGToDAGISel::trySignedBitfieldInsertInSign(SDNode *Node) {
684684
if (!N0.hasOneUse())
685685
return false;
686686

687-
auto BitfieldInsert = [&](SDValue N0, unsigned Msb, unsigned Lsb, SDLoc DL,
688-
MVT VT) {
687+
auto BitfieldInsert = [&](SDValue N0, unsigned Msb, unsigned Lsb,
688+
const SDLoc &DL, MVT VT) {
689689
unsigned Opc = RISCV::NDS_BFOS;
690690
// If the Lsb is equal to the Msb, then the Lsb should be 0.
691691
if (Lsb == Msb)

0 commit comments

Comments
 (0)