Skip to content

Pull requests: llvm/llvm-project

New pull request New
4,656 Open 53,729 Closed
4,656 Open 53,729 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[AArch64][SME] Fix restoring callee-saves from FP with hazard padding backend:AArch64
#143371 opened Jun 9, 2025 by MacDue Loading… LLVM 20.X Release
1
[AArch64] Fix a multitude of AArch64 typos (NFC) backend:AArch64
#143370 opened Jun 9, 2025 by jthackray Loading…
2
[CI] Disable precompiled headers in monolithic-*.sh
#143369 opened Jun 9, 2025 by mrkajetanp Loading…
1
[X86] IsElementEquivalent - pull out exact matching for same index/op. NFC. backend:X86
#143367 opened Jun 9, 2025 by RKSimon Loading…
1
[GlobalISel] Fixes unused variable error in testMOPredicate_MO llvm:globalisel tablegen
#143364 opened Jun 9, 2025 by jyli0116 Loading…
1
[AArch64][Subtarget] add missing direct include of Triple.h backend:AArch64
#143362 opened Jun 9, 2025 by tomershafir Loading…
2
[lld][test][PAC] Do not rely on concrete offsets in LTO tests lld:ELF lld
#143358 opened Jun 9, 2025 by kovdan01 Loading…
@kovdan01
1
[KeyInstr] MDNodeKeyImpl<DILocation> skip zero values for hash debuginfo llvm:ir
#143357 opened Jun 9, 2025 by OCHyams Loading…
2
[RISCV] Select signed bitfield insert for XAndesPerf backend:RISC-V
#143356 opened Jun 9, 2025 by tclin914 Loading…
1
[CIR] Implement folder for VecCreateOp clang Clang issues not falling into any other category ClangIR Anything related to the ClangIR project
#143355 opened Jun 9, 2025 by AmrDeveloper Loading…
2
[RISCV] Select unsigned bitfield extract for Xqcibm backend:RISC-V
#143354 opened Jun 9, 2025 by svs-quic Loading…
5
[mlir] Walk nested non-symbol table ops in symbol dce mlir:core MLIR Core Infrastructure mlir
#143353 opened Jun 9, 2025 by jpienaar Loading…
1
[InstCombine] Propagate FMF from fptrunc when folding fptrunc fabs(X) -> fabs(fptrunc X) llvm:instcombine llvm:transforms
#143352 opened Jun 9, 2025 by dtcxzyw Loading…
1
2
[RISCV] Don't select sh{1,2,3}add if shl doesn't have one use backend:RISC-V
#143351 opened Jun 9, 2025 by tclin914 Loading…
1
Add --dump-offload-bundle option to llvm-objcopy llvm:binary-utilities
#143347 opened Jun 9, 2025 by david-salinas Loading…
1
[mlir][lsp] Downgrade unregistered dialect error. mlir:core MLIR Core Infrastructure mlir
#143346 opened Jun 9, 2025 by jpienaar Loading…
2
[clang][Sema] Unify getPrototypeLoc helpers in SemaCodeComplete and clangd clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category clang-tools-extra clangd
#143345 opened Jun 9, 2025 by HighCommander4 • Draft
1
3
release/20.x: [clangd] Guard against trivial FunctionProtoTypeLoc when creating inlay hints (#143087) clang-tools-extra clangd
#143344 opened Jun 9, 2025 by llvmbot Loading… LLVM 20.X Release
3
Add --offoading option to llvm-readobj backend:AMDGPU llvm:binary-utilities
#143342 opened Jun 9, 2025 by david-salinas Loading…
15
[mlir] Use *Map::try_emplace (NFC) mlir:core MLIR Core Infrastructure mlir:llvm mlir
#143341 opened Jun 9, 2025 by kazutakahirata Loading…
1
[NVPTX] Enable OpenCL 3d_image_writes support clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#143331 opened Jun 9, 2025 by wenju-he Loading…
3
[clang-format] Parse JSON outermost l_brace as braced list brace clang-format
#143327 opened Jun 8, 2025 by owenca Loading…
1
[clang-tidy][NFC] run clang-format over clang-tidy checks and tool code. clang-tidy clang-tools-extra
#143324 opened Jun 8, 2025 by vbvictor Loading…
4
[CIR] Implement folder for VecCmpOp clang Clang issues not falling into any other category ClangIR Anything related to the ClangIR project
#143322 opened Jun 8, 2025 by AmrDeveloper Loading…
1
[X86] Truncate i64 add/sub/mul arithmetic to i32 with known zeros in upper 32 bits backend:X86
#143313 opened Jun 8, 2025 by omkar-mohanty • Draft
1
6
ProTip! Mix and match filters to narrow down what you’re looking for.