Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Darjeeling updates #70

Merged

Conversation

loiclefort
Copy link

Mainly some clean-up patches to get easier to read memory region names in QEMU monitor + 1 fix for interrupts on ibexdemo machine.

rajnesh-kanwal and others added 13 commits July 3, 2024 15:30
…H extension."

This is breaking LCOFI and virtual IRQ logic.

This reverts commit 1fd02b6.
AIA extends the width of all IRQ CSRs to 64bit even
in 32bit systems by adding missing half CSRs.

This seems to be missed while adding support for
virtual IRQs. The whole logic seems to be correct
except the width of the masks.

Fixes: 1697837 ("target/riscv: Add M-mode virtual interrupt and IRQ filtering support.")
Fixes: 40336d5 ("target/riscv: Add HS-mode virtual interrupt and IRQ filtering support.")

Signed-off-by: Rajnesh Kanwal <[email protected]>
Reviewed-by: Daniel Henrique Barboza <[email protected]>
Acked-by: Alistair Francis <[email protected]>
Message-ID: <[email protected]>

(cherry picked from commit c7fd1e5b89ccf3e75fe28de2aaf93f5f54c724eb
 https://github.com/alistair23/qemu.git riscv-to-apply.next)
Qemu maps IRQs 0:15 for core interrupts and 16 onward for
guest interrupts which are later translated to hgiep in
`riscv_cpu_set_irq()` function.

With virtual IRQ support added, software now can fully
use the whole local interrupt range without any actual
hardware attached.

This change moves the guest interrupt range after the
core local interrupt range to avoid clash.

Fixes: 1697837 ("target/riscv: Add M-mode virtual interrupt and IRQ filtering support.")
Fixes: 40336d5 ("target/riscv: Add HS-mode virtual interrupt and IRQ filtering support.")

Signed-off-by: Rajnesh Kanwal <[email protected]>
Acked-by: Alistair Francis <[email protected]>
Reviewed-by: Daniel Henrique Barboza <[email protected]>
Message-ID: <[email protected]>

(cherry picked from commit dac40f1f1672d72bbcf1dc3050c2bbdc163076f7
 https://github.com/alistair23/qemu.git riscv-to-apply.next)
Currently we assert if we encounter any custom interrupts
from 13-63. This change allows forwarding of any custom
interrupts.

Signed-off-by: Rajnesh Kanwal <[email protected]>
Use a consistent naming scheme across devices

Signed-off-by: Emmanuel Blot <[email protected]>
Copy link

@rivos-eblot rivos-eblot left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, already reviewed internally

@loiclefort loiclefort merged commit 9b9df42 into lowRISC:ot-darjeeling-8.2.0 Jul 3, 2024
5 checks passed
@loiclefort loiclefort deleted the ot-dj-updates-8.2.0 branch July 3, 2024 16:02
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants