Skip to content

Conversation

DaleDantis
Copy link

@DaleDantis DaleDantis commented Oct 29, 2021

The new Output File Structure is:-

Virtual-FPGA-Lab
   -> out
        -> "Board"
              -> "Design File"
                    -> Dependencies
                    -> Output

Board:- Any of the current implemented Boards
Design File:- Any example file

Also added support for the Nexys-A7 100T

Parameterized the directories of the run.tcl script

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant