Skip to content

Commit

Permalink
Merge pull request #79 from ved-rivos/issue_59
Browse files Browse the repository at this point in the history
clarify behavior of invalid SDICN
  • Loading branch information
rsahita authored Oct 1, 2024
2 parents 2760c27 + ac98cce commit 00f5b97
Showing 1 changed file with 6 additions and 2 deletions.
8 changes: 6 additions & 2 deletions chapter7.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -124,13 +124,17 @@ When `SDICN` is not the number of an implemented interrupt controller, or is
zero then the following rules apply to all privilege modes:

* The S-level external interrupt pending signal indicated in `mip.SEIP` is 0.
* All `siselect` values that access IMSIC registers are reserved.
* All non-custom values of `siselect` that access IMSIC registers designate an
_inaccessible_ register. When `siselect` holds the number of an _inaccessible_
register, attempts from M-mode or HS-mode to access `sireg` raise an illegal
instruction exception.
* Access to CSR `stopei` raises an illegal instruction exception.
* The `hstatus.vgein` field is read-only zero.
* The VS-level external interrupt pending signals indicated in `hgeip` are 0.

When the interrupt controller selected by `msdcfg.SDICN` is an implemented
interrupt controller, is not zero, and is an IMSIC, the following rules apply:
interrupt controller, and is not zero, and is an IMSIC, the following rules
apply:

* The S-level external interrupt pending signal of the selected IMSIC is
indicated in `mip.SEIP`.
Expand Down

0 comments on commit 00f5b97

Please sign in to comment.