Skip to content
View sahilmaurya007's full-sized avatar

Highlights

  • Pro

Block or report sahilmaurya007

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. FIFO- FIFO- Public

    Verilog 2

  2. Digital-Design-with-Verilog-HDL-By-SAHIL-MAURYA Digital-Design-with-Verilog-HDL-By-SAHIL-MAURYA Public

    Here you can find my Digital Design with Verilog HDL projects

    Verilog 1

  3. Image-Processing-Inversion- Image-Processing-Inversion- Public

    Behavioral Simulation of Convolution of Image using a Kernel

    Verilog 1

  4. sscs-ose-code-a-chip.github.io sscs-ose-code-a-chip.github.io Public

    Forked from sscs-ose/sscs-ose-code-a-chip.github.io

    IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)

    Jupyter Notebook

  5. Analog-Design-of-Asynchronous-SAR-ADC Analog-Design-of-Asynchronous-SAR-ADC Public

    Forked from muhammadaldacher/Analog-Design-of-Asynchronous-SAR-ADC

    This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) implemented in 45nm CMOS technology.

  6. LinuxTest LinuxTest Public