Skip to content
View sergeykhbr's full-sized avatar

Block or report sergeykhbr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. riscv_vhdl Public

    Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

    Verilog 649 106

  2. rtlgen Public

    Generator of SystemC and SystemVerilog

    C++ 9 1

  3. gpu3d Public

    Learning GPU from scratch

    Verilog 9

192 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

April 2025

Created 16 commits in 2 repositories
Loading