v1.1 fixes by @pathfinder49

sinara-hw · Apr 22, 2020 · 7681d75 · 7681d75 · dnadlinger · May 4, 2020
1 parent 62c1ff8
commit 7681d75
Show file tree

Hide file tree

Showing 11 changed files with 181 additions and 93 deletions.
diff --git a/PCB/Fastino.PCBDOC b/PCB/Fastino.PCBDOC
diff --git a/PCB/Fastino.PrjPCB b/PCB/Fastino.PrjPCB
diff --git a/PCB/Fastino.schdoc b/PCB/Fastino.schdoc
diff --git a/PCB/Fastino_DAC_Series_Termination.SchDoc b/PCB/Fastino_DAC_Series_Termination.SchDoc
diff --git a/PCB/Fastino_DAC_channel.SchDoc b/PCB/Fastino_DAC_channel.SchDoc
diff --git a/PCB/Fastino_FPGA.SchDoc b/PCB/Fastino_FPGA.SchDoc
diff --git a/PCB/Fastino_FPGA_Config.Harness b/PCB/Fastino_FPGA_Config.Harness
@@ -1,2 +1 @@
 FPGA_CFG=FPGA_CSBSEL0,FPGA_CSBSEL1,FPGA_SDO,FPGA_SDI,FPGA_SCK,FPGA_SS,FPGA_CDONE,FPGA_CRESET
-I2C=SCL,SDA
diff --git a/PCB/Fastino_FPGA_Config.SchDoc b/PCB/Fastino_FPGA_Config.SchDoc
diff --git a/PCB/Fastino_FPGA_LVDS.SchDoc b/PCB/Fastino_FPGA_LVDS.SchDoc
diff --git a/PCB/Fastino_Supply.SchDoc b/PCB/Fastino_Supply.SchDoc
diff --git a/SIM_CALC/Fastino_Power_Budget.xlsx b/SIM_CALC/Fastino_Power_Budget.xlsx
Original file line number	Diff line number	Diff line change
		@@ -1,2 +1 @@
		FPGA_CFG=FPGA_CSBSEL0,FPGA_CSBSEL1,FPGA_SDO,FPGA_SDI,FPGA_SCK,FPGA_SS,FPGA_CDONE,FPGA_CRESET
		I2C=SCL,SDA