Skip to content

darp11 #248

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 4 commits into from
Mar 20, 2025
Merged

darp11 #248

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
5134085
Add darp11 and darp11-b
jackpot51 Mar 14, 2025
d4b3f7b
WIP: add arrowlake CPU ID
jackpot51 Mar 17, 2025
90ca4c7
Add ArrowLake-H device ids from Intel doc 777369
jackpot51 Mar 18, 2025
c6a687a
Add another ArrowLake MCH ID
jackpot51 Mar 18, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions src/drivers/intel/ish/ish.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -86,6 +86,7 @@ static const unsigned short pci_device_ids[] = {
PCI_DID_INTEL_PTL_U_H_ISHB,
PCI_DID_INTEL_LNL_ISHB,
PCI_DID_INTEL_MTL_ISHB,
PCI_DID_INTEL_ARL_ISHB,
PCI_DID_INTEL_CNL_ISHB,
PCI_DID_INTEL_CML_ISHB,
PCI_DID_INTEL_TGL_ISHB,
Expand Down
1 change: 1 addition & 0 deletions src/include/cpu/intel/cpu_ids.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -82,6 +82,7 @@
#define CPUID_RAPTORLAKE_Q0 0xb06a3
#define CPUID_LUNARLAKE_A0_1 0xb06d0
#define CPUID_LUNARLAKE_A0_2 0xb06d1
#define CPUID_ARROWLAKE_H_A0 0xc0652
#define CPUID_PANTHERLAKE_A0 0xc06c0
#define CPUID_SNOWRIDGE_A0 0x80660
#define CPUID_SNOWRIDGE_A1 0x80661
Expand Down
47 changes: 47 additions & 0 deletions src/include/device/pci_ids.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2182,6 +2182,7 @@
#define PCI_DID_INTEL_TGL_ISHB 0xa0fc
#define PCI_DID_INTEL_TGL_H_ISHB 0x43fc
#define PCI_DID_INTEL_MTL_ISHB 0x7e45
#define PCI_DID_INTEL_ARL_ISHB 0x7745
#define PCI_DID_INTEL_ADL_N_ISHB 0x54fc
#define PCI_DID_INTEL_ADL_P_ISHB 0x51fc
#define PCI_DID_INTEL_LNL_ISHB 0xa845
Expand Down Expand Up @@ -3128,6 +3129,7 @@
#define PCI_DID_INTEL_MTL_ESPI_5 0x7e05
#define PCI_DID_INTEL_MTL_ESPI_6 0x7e06
#define PCI_DID_INTEL_MTL_ESPI_7 0x7e07
#define PCI_DID_INTEL_ARL_H_ESPI 0x7202
#define PCI_DID_INTEL_RPP_P_ESPI_0 0x5180
#define PCI_DID_INTEL_RPP_P_ADP_P_ESPI_1 0x5181
#define PCI_DID_INTEL_RPP_P_ADP_P_ESPI_2 0x5182
Expand Down Expand Up @@ -3591,6 +3593,16 @@
#define PCI_DID_INTEL_MTL_IOE_P_PCIE_RP11 0x7ecb
#define PCI_DID_INTEL_MTL_IOE_P_PCIE_RP12 0x7ecc

#define PCI_DID_INTEL_ARL_SOC_PCIE_RP1 0x7738
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP2 0x7739
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP3 0x773a
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP4 0x773b
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP5 0x773c
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP6 0x773d
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP7 0x773e
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP8 0x773f
#define PCI_DID_INTEL_ARL_SOC_PCIE_RP9 0x774d

#define PCI_DID_INTEL_RPL_P_PCIE_RP1 0xa74d
#define PCI_DID_INTEL_RPL_P_PCIE_RP2 0xa70d
#define PCI_DID_INTEL_RPL_P_PCIE_RP3 0xa72d
Expand Down Expand Up @@ -3738,6 +3750,7 @@
#define PCI_DID_INTEL_ADP_M_SATA_2 0x54d7
#define PCI_DID_INTEL_ADP_M_SATA_3 0x282a
#define PCI_DID_INTEL_MTL_SATA 0x7e63
#define PCI_DID_INTEL_ARL_SATA 0x7763
#define PCI_DID_INTEL_RPP_P_SATA_1 0x51d3
#define PCI_DID_INTEL_RPP_P_SATA_2 0x51d7
#define PCI_DID_INTEL_RPP_S_SATA 0x7a62
Expand Down Expand Up @@ -3765,6 +3778,7 @@
#define PCI_DID_INTEL_MTL_SOC_PMC 0x7e21
#define PCI_DID_INTEL_MTL_IOE_M_PMC 0x7ebe
#define PCI_DID_INTEL_MTL_IOE_P_PMC 0x7ece
#define PCI_DID_INTEL_ARL_SOC_PMC 0x7721
#define PCI_DID_INTEL_RPP_P_PMC 0x51a1
#define PCI_DID_INTEL_RPP_S_PMC 0x7a21
#define PCI_DID_INTEL_LNL_PMC 0xa821
Expand Down Expand Up @@ -3894,6 +3908,13 @@
#define PCI_DID_INTEL_MTL_I2C4 0x7e50
#define PCI_DID_INTEL_MTL_I2C5 0x7e51

#define PCI_DID_INTEL_ARL_I2C0 0x7778
#define PCI_DID_INTEL_ARL_I2C1 0x7779
#define PCI_DID_INTEL_ARL_I2C2 0x777A
#define PCI_DID_INTEL_ARL_I2C3 0x777B
#define PCI_DID_INTEL_ARL_I2C4 0x7750
#define PCI_DID_INTEL_ARL_I2C5 0x7751

#define PCI_DID_INTEL_LNL_I2C0 0xa878
#define PCI_DID_INTEL_LNL_I2C1 0xa879
#define PCI_DID_INTEL_LNL_I2C2 0xa87a
Expand Down Expand Up @@ -3993,6 +4014,10 @@
#define PCI_DID_INTEL_MTL_UART1 0x7e26
#define PCI_DID_INTEL_MTL_UART2 0x7e52

#define PCI_DID_INTEL_ARL_UART0 0x7725
#define PCI_DID_INTEL_ARL_UART1 0x7726
#define PCI_DID_INTEL_ARL_UART2 0x7752

#define PCI_DID_INTEL_LNL_UART0 0xa825
#define PCI_DID_INTEL_LNL_UART1 0xa826
#define PCI_DID_INTEL_LNL_UART2 0xa852
Expand Down Expand Up @@ -4098,6 +4123,11 @@
#define PCI_DID_INTEL_MTL_GSPI1 0x7e30
#define PCI_DID_INTEL_MTL_GSPI2 0x7e46

#define PCI_DID_INTEL_ARL_HWSEQ_SPI 0x7723
#define PCI_DID_INTEL_ARL_GSPI0 0x7727
#define PCI_DID_INTEL_ARL_GSPI1 0x7730
#define PCI_DID_INTEL_ARL_GSPI2 0x7746

#define PCI_DID_INTEL_LNL_HWSEQ_SPI 0xa823
#define PCI_DID_INTEL_LNL_GSPI0 0xa827
#define PCI_DID_INTEL_LNL_GSPI1 0xa830
Expand Down Expand Up @@ -4256,6 +4286,7 @@
#define PCI_DID_INTEL_MTL_P_GT2_3 0x7d55
#define PCI_DID_INTEL_MTL_P_GT2_4 0x7d60
#define PCI_DID_INTEL_MTL_P_GT2_5 0x7dd5
#define PCI_DID_INTEL_ARL_H_GT2 0x7d51
#define PCI_DID_INTEL_RPL_HX_GT1 0xa788
#define PCI_DID_INTEL_RPL_HX_GT2 0xa78b
#define PCI_DID_INTEL_RPL_HX_GT3 0x4688
Expand Down Expand Up @@ -4400,6 +4431,8 @@
#define PCI_DID_INTEL_MTL_P_ID_3 0x7d14
#define PCI_DID_INTEL_MTL_P_ID_4 0x7d15
#define PCI_DID_INTEL_MTL_P_ID_5 0x7d16
#define PCI_DID_INTEL_ARL_H_ID_1 0x7d06
#define PCI_DID_INTEL_ARL_H_ID_2 0x7d20
#define PCI_DID_INTEL_RPL_HX_ID_1 0xa702
#define PCI_DID_INTEL_RPL_HX_ID_2 0xa729
#define PCI_DID_INTEL_RPL_HX_ID_3 0xa728
Expand Down Expand Up @@ -4453,6 +4486,7 @@
#define PCI_DID_INTEL_ADP_S_SMBUS 0x7aa3
#define PCI_DID_INTEL_ADP_M_N_SMBUS 0x54a3
#define PCI_DID_INTEL_MTL_SMBUS 0x7e22
#define PCI_DID_INTEL_ARL_SMBUS 0x7722
#define PCI_DID_INTEL_RPP_P_SMBUS 0x51a3
#define PCI_DID_INTEL_RPP_S_SMBUS 0x7a23
#define PCI_DID_INTEL_LNL_SMBUS 0xa822
Expand Down Expand Up @@ -4496,6 +4530,7 @@
#define PCI_DID_INTEL_MTL_XHCI 0x7e7d
#define PCI_DID_INTEL_MTL_M_TCSS_XHCI 0x7eb0
#define PCI_DID_INTEL_MTL_P_TCSS_XHCI 0x7ec0
#define PCI_DID_INTEL_ARL_XHCI 0x777d
#define PCI_DID_INTEL_RPP_P_TCSS_XHCI 0xa71e
#define PCI_DID_INTEL_RPP_S_XHCI 0x7a60
#define PCI_DID_INTEL_LNL_XHCI 0xa87d
Expand Down Expand Up @@ -4529,6 +4564,7 @@
#define PCI_DID_INTEL_MTL_SOC_P2SB 0x7e20
#define PCI_DID_INTEL_MTL_IOE_M_P2SB 0x7eb8
#define PCI_DID_INTEL_MTL_IOE_P_P2SB 0x7ec8
#define PCI_DID_INTEL_ARL_SOC_P2SB 0x7720
#define PCI_DID_INTEL_RPP_P_P2SB 0x51a0
#define PCI_DID_INTEL_RPP_S_P2SB 0x7a20
#define PCI_DID_INTEL_LNL_P2SB 0xa820
Expand All @@ -4552,6 +4588,7 @@
#define PCI_DID_INTEL_MTL_SOC_SRAM 0x7e7f
#define PCI_DID_INTEL_MTL_IOE_M_SRAM 0x7ebf
#define PCI_DID_INTEL_MTL_IOE_P_SRAM 0x7ecf
#define PCI_DID_INTEL_ARL_SOC_SRAM 0x777f
#define PCI_DID_INTEL_LNL_SRAM 0xa87f
#define PCI_DID_INTEL_PTL_H_SRAM 0xe47f
#define PCI_DID_INTEL_PTL_U_H_SRAM 0xe37f
Expand Down Expand Up @@ -4612,6 +4649,8 @@
#define PCI_DID_INTEL_MTL_AUDIO_7 0x7e2e
#define PCI_DID_INTEL_MTL_AUDIO_8 0x7e2f

#define PCI_DID_INTEL_ARL_AUDIO 0x7728

#define PCI_DID_INTEL_LNL_AUDIO_1 0xa828
#define PCI_DID_INTEL_LNL_AUDIO_2 0xa829
#define PCI_DID_INTEL_LNL_AUDIO_3 0xa82a
Expand Down Expand Up @@ -4682,6 +4721,7 @@
#define PCI_DID_INTEL_RPP_S_CSE2 0x7a6c
#define PCI_DID_INTEL_RPP_S_CSE3 0x7a6d
#define PCI_DID_INTEL_MTL_CSE0 0x7e70
#define PCI_DID_INTEL_ARL_CSE0 0x7770
#define PCI_DID_INTEL_LNL_CSE0 0xa870
#define PCI_DID_INTEL_PTL_H_CSE0 0xe470
#define PCI_DID_INTEL_PTL_U_H_CSE0 0xe370
Expand All @@ -4708,6 +4748,7 @@
#define PCI_DID_INTEL_MTL_XDCI 0x7e7e
#define PCI_DID_INTEL_MTL_M_TCSS_XDCI 0x7eb1
#define PCI_DID_INTEL_MTL_P_TCSS_XDCI 0x7ec1
#define PCI_DID_INTEL_ARL_XDCI 0x777e
#define PCI_DID_INTEL_PTL_H_XDCI 0xe47e
#define PCI_DID_INTEL_PTL_U_H_XDCI 0xe37e

Expand Down Expand Up @@ -4862,6 +4903,7 @@
#define PCI_DID_INTEL_MTL_CNVI_WIFI_1 0x7e41
#define PCI_DID_INTEL_MTL_CNVI_WIFI_2 0x7e42
#define PCI_DID_INTEL_MTL_CNVI_WIFI_3 0x7e43
#define PCI_DID_INTEL_ARL_CNVI_WIFI 0x7740
#define PCI_DID_INTEL_RPL_S_CNVI_WIFI_0 0x7a70
#define PCI_DID_INTEL_RPL_S_CNVI_WIFI_1 0x7a71
#define PCI_DID_INTEL_RPL_S_CNVI_WIFI_2 0x7a72
Expand Down Expand Up @@ -4901,6 +4943,7 @@

/* Intel Trace Hub */
#define PCI_DID_INTEL_MTL_TRACEHUB 0x7e24
#define PCI_DID_INTEL_ARL_TRACEHUB 0x7724
#define PCI_DID_INTEL_RPL_TRACEHUB 0xa76f
#define PCI_DID_INTEL_PTL_H_TRACEHUB 0xe424
#define PCI_DID_INTEL_PTL_U_H_TRACEHUB 0xe324
Expand All @@ -4915,6 +4958,10 @@
#define PCI_DID_INTEL_MTL_THC0_2 0x7e49
#define PCI_DID_INTEL_MTL_THC1_1 0x7e4a
#define PCI_DID_INTEL_MTL_THC1_2 0x7e4b
#define PCI_DID_INTEL_ARL_THC0_1 0x7748
#define PCI_DID_INTEL_ARL_THC0_2 0x7749
#define PCI_DID_INTEL_ARL_THC1_1 0x774a
#define PCI_DID_INTEL_ARL_THC1_2 0x774b

#define PCI_VID_COMPUTONE 0x8e0e
#define PCI_DID_COMPUTONE_IP2EX 0x0291
Expand Down
21 changes: 20 additions & 1 deletion src/mainboard/system76/mtl/Kconfig
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -40,6 +40,20 @@ config BOARD_SYSTEM76_DARP10_B
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
select SOC_INTEL_METEORLAKE_U_H

config BOARD_SYSTEM76_DARP11
select BOARD_SYSTEM76_MTL_COMMON
select EC_SYSTEM76_EC_FAN2
select MAINBOARD_USES_IFD_GBE_REGION
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
select SOC_INTEL_METEORLAKE_U_H

config BOARD_SYSTEM76_DARP11_B
select BOARD_SYSTEM76_MTL_COMMON
select EC_SYSTEM76_EC_FAN2
select MAINBOARD_USES_IFD_GBE_REGION
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
select SOC_INTEL_METEORLAKE_U_H

config BOARD_SYSTEM76_LEMP13
select BOARD_SYSTEM76_MTL_COMMON
select DRIVERS_I2C_TAS5825M
Expand All @@ -61,6 +75,7 @@ config MAINBOARD_DIR

config VARIANT_DIR
default "darp10" if BOARD_SYSTEM76_DARP10 || BOARD_SYSTEM76_DARP10_B
default "darp11" if BOARD_SYSTEM76_DARP11 || BOARD_SYSTEM76_DARP11_B
default "lemp13" if BOARD_SYSTEM76_LEMP13 || BOARD_SYSTEM76_LEMP13_B

config OVERRIDE_DEVICETREE
Expand All @@ -69,16 +84,20 @@ config OVERRIDE_DEVICETREE
config MAINBOARD_PART_NUMBER
default "darp10" if BOARD_SYSTEM76_DARP10
default "darp10-b" if BOARD_SYSTEM76_DARP10_B
default "darp11" if BOARD_SYSTEM76_DARP11
default "darp11-b" if BOARD_SYSTEM76_DARP11_B
default "lemp13" if BOARD_SYSTEM76_LEMP13
default "lemp13-b" if BOARD_SYSTEM76_LEMP13_B

config MAINBOARD_SMBIOS_PRODUCT_NAME
default "Darter Pro" if BOARD_SYSTEM76_DARP10 || BOARD_SYSTEM76_DARP10_B
default "Darter Pro" if BOARD_SYSTEM76_DARP10 || BOARD_SYSTEM76_DARP10_B || BOARD_SYSTEM76_DARP11 || BOARD_SYSTEM76_DARP11_B
default "Lemur Pro" if BOARD_SYSTEM76_LEMP13 || BOARD_SYSTEM76_LEMP13_B

config MAINBOARD_VERSION
default "darp10" if BOARD_SYSTEM76_DARP10
default "darp10-b" if BOARD_SYSTEM76_DARP10_B
default "darp11" if BOARD_SYSTEM76_DARP11
default "darp11-b" if BOARD_SYSTEM76_DARP11_B
default "lemp13" if BOARD_SYSTEM76_LEMP13
default "lemp13-b" if BOARD_SYSTEM76_LEMP13_B

Expand Down
6 changes: 6 additions & 0 deletions src/mainboard/system76/mtl/Kconfig.name
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6,6 +6,12 @@ config BOARD_SYSTEM76_DARP10
config BOARD_SYSTEM76_DARP10_B
bool "darp10-b"

config BOARD_SYSTEM76_DARP11
bool "darp11"

config BOARD_SYSTEM76_DARP11_B
bool "darp11-b"

config BOARD_SYSTEM76_LEMP13
bool "lemp13"

Expand Down
13 changes: 13 additions & 0 deletions src/mainboard/system76/mtl/variants/darp11/board.fmd
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,13 @@
FLASH 32M {
SI_DESC 16K
SI_GBE 8K
SI_ME 8612K
SI_BIOS@16M 16M {
RW_MRC_CACHE 64K
SMMSTORE(PRESERVE) 256K
WP_RO {
FMAP 4K
COREBOOT(CBFS)
}
}
}
2 changes: 2 additions & 0 deletions src/mainboard/system76/mtl/variants/darp11/board_info.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
Board name: darp11
Release year: 2025
Binary file added src/mainboard/system76/mtl/variants/darp11/data.vbt
View file
Open in desktop
Binary file not shown.
Loading