Skip to content

verilog-to-routing/vtr-verilog-to-routing

Error
Looks like something went wrong!

About

Verilog to Routing -- Open Source CAD Flow for FPGA Research

verilogtorouting.org

Topics

fpga routing eda cad verilog synthesis placement vtr vpr

Resources

Readme

License

View license
Activity
Custom properties

Stars

1.1k stars

Watchers

65 watching

Forks

416 forks
Report repository

Releases 5

v9.0.0 Latest
Jan 21, 2025
+ 4 releases

Packages 1

Contributors 162

+ 148 contributors

Languages