Skip to content

ci: add riscv64 target to linux wheel build matrix - #6

Merged
willmcgugan merged 1 commit into
willmcgugan:mainfrom
gounthar:feat/add-riscv64-wheel
Apr 8, 2026
Merged

ci: add riscv64 target to linux wheel build matrix#6
willmcgugan merged 1 commit into
willmcgugan:mainfrom
gounthar:feat/add-riscv64-wheel

Conversation

@gounthar

@gounthar gounthar commented Mar 12, 2026

Copy link
Copy Markdown
Contributor

Summary

Add riscv64 to the maturin-action linux build matrix so that linux_riscv64 wheels are built and published to PyPI.

maturin-action cross-compiles via riscv64gc-unknown-linux-gnu cargo target — no QEMU or additional infrastructure needed.

Evidence

Context

  • riscv64gc-unknown-linux-gnu is a Rust tier-2 target with std available
  • maturin-action handles cross-compilation transparently
  • RISC-V hardware is shipping (SiFive, SpacemiT, Sophgo SG2044)

Fixes #5


Note: this work is part of the RISE Project effort to improve Python ecosystem support on riscv64 platforms. Native riscv64 CI runners are available for free via RISE RISC-V runners.

@gounthar

Copy link
Copy Markdown
Contributor Author

Native build verified on riscv64 hardware (BananaPi F3, SpacemiT K1, rv64gc, GCC 14.2.0): SUCCESS.

@willmcgugan
willmcgugan merged commit 0bffad9 into willmcgugan:main Apr 8, 2026
15 of 16 checks passed
@gounthar

gounthar commented Apr 8, 2026

Copy link
Copy Markdown
Contributor Author

Thanks for merging!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Add riscv64 (linux_riscv64) wheel to PyPI releases

2 participants