riscv: backport vector extension context save/restore fixes#103

Open

zzSunil wants to merge 572 commits into

RVCK-Project:OLK-6.6from

zzSunil:OLK-6.6

This pull request is big! We're only showing the most recent 250 commits

Commits on Aug 18, 2025

irqchip/riscv-imsic: Fix output text of base address

Andrew Jones
authored and
xmzzz
committed
irqchip/riscv-imsic: Add device MSI domain support for PCI devices

avpatel
authored and
xmzzz
committed
dt-bindings: interrupt-controller: Add RISC-V advanced PLIC

avpatel
authored and
xmzzz
committed
irqchip: Add RISC-V advanced PLIC driver for direct-mode

avpatel
authored and
xmzzz
committed
irqchip/riscv-aplic: Fix an IS_ERR() vs NULL bug in probe()

Dan Carpenter
authored and
xmzzz
committed
irqchip/riscv-aplic: Add support for MSI-mode

avpatel
authored and
xmzzz
committed
cpumask: Introduce cpumask_first_and_and()

Dawei Li
authored and
xmzzz
committed
irqchip/riscv-aplic-direct: Avoid explicit cpumask allocation on stack

Dawei Li
authored and
xmzzz
committed
irqchip/riscv-aplic: Simplify the initialization code

ruanjinjie-eng
authored and
xmzzz
committed
irqchip/riscv-aplic: Retrigger MSI interrupt on source configuration

yong-xuan
authored and
xmzzz
committed
irqchip/riscv-aplic: Prevent crash when MSI domain is missing

SiFiveHolland
authored and
xmzzz
committed
RISC-V: Select APLIC and IMSIC drivers

avpatel
authored and
xmzzz
committed
MAINTAINERS: Add entry for RISC-V AIA drivers

avpatel
authored and
xmzzz
committed
kconfig: fix kernel-mode FPU support
xmzzz
committed
sg2042: riscv: dts: Add cache info for SG2042
xmzzz
committed
riscv: config: enable zstd-compressed firmware support

woqidaideshi
authored and
xmzzz
committed
riscv: Kconfig: Enable amdkfd driver config
xmzzz
committed
riscv: config: Update openeuler_defconfig for ROCm
xmzzz
committed
riscv: k1x: add spacemit k1 soc support

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dt-bindings: add clock dt-bindings for spacemit k1

zhangmeng
authored and
xmzzz
committed
driver: k1x: clk: add clock driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dts: add clock support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1x: config: enable clock driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dt-bindings: add reset dt-bindings for spacemit k1

zhangmeng
authored and
xmzzz
committed
driver: k1x: add reset driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dts: add reset support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1x: config: enable reset driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dt-bindings: support pinctrl binding for spacemit k1x soc

zhangmeng
authored and
xmzzz
committed
driver: k1x: add pinctrl driver for spacemit k1x

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dts: add pinctrl support for spacemit k1x soc

zhangmeng
authored and
xmzzz
committed
riscv: k1x: config: enable pinctrl driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
driver: k1x: add gpio driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dts: add gpio support spacemit k1x soc

zhangmeng
authored and
xmzzz
committed
riscv: k1x: config: enable gpio driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
driver: k1x: add uart serial driver support for spacemit k1x

zhangmeng
authored and
xmzzz
committed
riscv: k1x: dts: add uart support for spacemit k1x soc

zhangmeng
authored and
xmzzz
committed
riscv: config: enable serial driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: config: Enable Spacemit k1 support

zhangmeng
authored and
xmzzz
committed
RISC-V: KVM: Share APLIC and IMSIC defines with irqchip drivers

avpatel
authored and
xmzzz
committed
RISC-V: KVM: Use IMSIC guest files when available

avpatel
authored and
xmzzz
committed
RISC-V: Remove unnecessary include from compat.h

woqidaideshi
authored and
xmzzz
committed
RISC-V: Detect Zicond from ISA string

avpatel
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zbc

clementleger
authored and
xmzzz
committed
RISC-V: Enable cbo.zero in usermode

Andrew Jones
authored and
xmzzz
committed
riscv: Rearrange hwcap.h and cpufeature.h

XiaoWang1772
authored and
xmzzz
committed
RISC-V: clarify the QEMU workaround in ISA parser

a4lg
authored and
xmzzz
committed
riscv: annotate check_unaligned_access_boot_cpu() with __init

clementleger
authored and
xmzzz
committed
riscv: add ISA extension parsing for scalar crypto

evangreen
authored and
xmzzz
committed
riscv: add ISA extension parsing for vector crypto

clementleger
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zfh/Zfh[min]

clementleger
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zihintntl

clementleger
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zvfh[min]

clementleger
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zfa

clementleger
authored and
xmzzz
committed
RISC-V: Remove the removed single-letter extensions

palmer-dabbelt
authored and
xmzzz
committed
riscv: add ISA extension parsing for Ztso

clementleger
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zacas

clementleger
authored and
xmzzz
committed
riscv: Fix enabling cbo.zero when running in M-mode

SiFiveHolland
authored and
xmzzz
committed
riscv: Add a custom ISA extension for the [ms]envcfg CSR

SiFiveHolland
authored and
xmzzz
committed
riscv: cpufeature: Fix extension subset checking

charlie-rivos
authored and
xmzzz
committed
riscv: vector: add a comment when calling riscv_setup_vsize()

AndybnACT
authored and
xmzzz
committed
riscv: cpufeature: call match_isa_ext() for single-letter extensions

AndybnACT
authored and
xmzzz
committed
perf: RISC-V: Eliminate redundant interrupt enable/disable operations

lyctw
authored and
xmzzz
committed
perf: RISC-V: Introduce Andes PMU to support perf event sampling

lyctw
authored and
xmzzz
committed
riscv: cpufeature: add zve32[xf] and zve64[xfd] isa detection

AndybnACT
authored and
xmzzz
committed
riscv: vector: adjust minimum Vector requirement to ZVE32X

AndybnACT
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zimop

clementleger
authored and
xmzzz
committed
riscv: add ISA extensions validation callback

clementleger
authored and
xmzzz
committed
riscv: add ISA parsing for Zca, Zcf, Zcd and Zcb

clementleger
authored and
xmzzz
committed
riscv: add ISA extension parsing for Zcmop

clementleger
authored and
xmzzz
committed
riscv/barrier: Define RISCV_FULL_BARRIER

ericchancf
authored and
xmzzz
committed
riscv/barrier: Consolidate fence definitions

ericchancf
authored and
xmzzz
committed
riscv/cmpxchg: Deduplicate xchg() asm functions

Leonardo Bras
authored and
xmzzz
committed
riscv/cmpxchg: Deduplicate cmpxchg() asm and macros

Leonardo Bras
authored and
xmzzz
committed
riscv/cmpxchg: Implement cmpxchg for variables of size 1 and 2

Leonardo Bras
authored and
xmzzz
committed
riscv/cmpxchg: Implement xchg for variables of size 1 and 2

Leonardo Bras
authored and
xmzzz
committed
riscv: cmpxchg: implement arch_cmpxchg64_{relaxed|acquire|release}

xhackerustc
authored and
xmzzz
committed
riscv: Fix fully ordered LR/SC xchg[8|16]() implementations

Alexandre Ghiti
authored and
xmzzz
committed
riscv: Add Zawrs support for spinlocks

cmuellner
authored and
xmzzz
committed
riscv: Provide a definition for 'pause'

Andrew Jones
authored and
xmzzz
committed
riscv: Extend cpufeature.c to detect vendor extensions

charlie-rivos
authored and
xmzzz
committed
riscv: cpufeature: Do not drop Linux-internal extensions

SiFiveHolland
authored and
xmzzz
committed
riscv: Add ISA extension parsing for Svvptc

Alexandre Ghiti
authored and
xmzzz
committed
riscv: Save/restore envcfg CSR during CPU suspend

SiFiveHolland
authored and
xmzzz
committed
cpuidle: RISC-V: Move few functions to arch/riscv

vlsunil
authored and
xmzzz
committed
riscv: Do not save the scratch CSR during suspend

SiFiveHolland
authored and
xmzzz
committed
riscv: Enable cbo.zero only when all harts support Zicboz

SiFiveHolland
authored and
xmzzz
committed
riscv: Call riscv_user_isa_enable() only on the boot hart

SiFiveHolland
authored and
xmzzz
committed
riscv: Add ISA extension parsing for pointer masking

SiFiveHolland
authored and
xmzzz
committed
riscv: Do not fail to build on byte/halfword operations with Zawrs

Alexandre Ghiti
authored and
xmzzz
committed
riscv: Implement cmpxchg32/64() using Zacas

Alexandre Ghiti
authored and
xmzzz
committed
riscv: Implement cmpxchg8/16() using Zabha

Alexandre Ghiti
authored and
xmzzz
committed
riscv: Add ISA extension parsing for Ziccrse

Alexandre Ghiti
authored and
xmzzz
committed
RISC-V: Add Svade and Svadu Extensions Support

yong-xuan
authored and
xmzzz
committed
RISC-V: hwprobe: Expose Zicboz extension and its block size

Andrew Jones
authored and
xmzzz
committed
docs: move riscv under arch

makelinux
authored and
xmzzz
committed
riscv: hwprobe: export missing Zbc ISA extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: add support for scalar crypto ISA extensions

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export vector crypto ISA extensions

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zfh[min] ISA extensions

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zhintntl ISA extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zvfh[min] ISA extensions

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zfa ISA extension

clementleger
authored and
xmzzz
committed
RISC-V: selftests: Statically link hwprobe test

Andrew Jones
authored and
xmzzz
committed
RISC-V: selftests: Convert hwprobe test to kselftest API

Andrew Jones
authored and
xmzzz
committed
RISC-V: selftests: Add CBO tests

Andrew Jones
authored and
xmzzz
committed
RISC-V: hwprobe: Clarify cpus size parameter

Andrew Jones
authored and
xmzzz
committed
RISC-V: hwprobe: Introduce which-cpus flag

Andrew Jones
authored and
xmzzz
committed
riscv: hwprobe: export Ztso ISA extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zacas ISA extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zicond extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: fix invalid sign extension for RISCV_HWPROBE_EXT_ZVFHMIN

clementleger
authored and
xmzzz
committed
RISC-V: Move the hwprobe syscall to its own file

Andrew Jones
authored and
xmzzz
committed
riscv: hwprobe: export Zihintpause ISA extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: add zve Vector subextensions into hwprobe interface

AndybnACT
authored and
xmzzz
committed
riscv: hwprobe: export Zimop ISA extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zca, Zcf, Zcd and Zcb ISA extensions

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zcmop ISA extension

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export highest virtual userspace address

clementleger
authored and
xmzzz
committed
riscv: hwprobe: export Zawrs ISA extension

Andrew Jones
authored and
xmzzz
committed
RISC-V: Provide the frequency of time CSR via hwprobe

palmer-dabbelt
authored and
xmzzz
committed
riscv: hwprobe: Export the Supm ISA extension

SiFiveHolland
authored and
xmzzz
committed
RISC-V: hwprobe: sort EXT_KEY()s in hwprobe_isa_ext0() alphabetically

ConchuOD
authored and
xmzzz
committed
riscv: Introduce vendor variants of extension helpers

charlie-rivos
authored and
xmzzz
committed
riscv: cpufeature: Extract common elements from extension checking

charlie-rivos
authored and
xmzzz
committed
riscv: Move cpufeature.h macros into their own header

Alexandre Ghiti
authored and
xmzzz
committed
riscv: errata: Rename defines for Andes

lyctw
authored and
xmzzz
committed
ACPICA: SRAT: Add RISC-V RINTC affinity structure

uestc-gr
authored and
xmzzz
committed
ACPI: RISCV: Add NUMA support based on SRAT and SLIT

uestc-gr
authored and
xmzzz
committed
ACPI: NUMA: Add handler for SRAT RINTC affinity structure

uestc-gr
authored and
xmzzz
committed
ACPI: NUMA: Make some NUMA-related functions available for RISC-V

uestc-gr
authored and
xmzzz
committed
ACPI: NUMA: change the ACPI_NUMA to a hidden option

uestc-gr
authored and
xmzzz
committed
ACPI: NUMA: replace pr_info with pr_debug in arch_acpi_numa_init

uestc-gr
authored and
xmzzz
committed
irqchip/sifive-plic: Convert PLIC driver into a platform driver

avpatel
authored and
xmzzz
committed
irqchip/sifive-plic: Use dev_xyz() in-place of pr_xyz()

avpatel
authored and
xmzzz
committed
irqchip/sifive-plic: Use devm_xyz() for managed allocation

avpatel
authored and
xmzzz
committed
irqchip/sifive-plic: Use riscv_get_intc_hwnode() to get parent fwnode

avpatel
authored and
xmzzz
committed
irqchip/sifive-plic: Cleanup PLIC contexts upon irqdomain creation failure

avpatel
authored and
xmzzz
committed
irqchip/sifive-plic: Parse number of interrupts and contexts early in plic_probe()

avpatel
authored and
xmzzz
committed
irqchip/sifive-plic: Improve locking safety by using irqsave/irqrestore

avpatel
authored and
xmzzz
committed
irqchip/sifive-plic: Avoid explicit cpumask allocation on stack

Dawei Li
authored and
xmzzz
committed
irqchip/sifive-plic: Chain to parent IRQ after handlers are ready

SiFiveHolland
authored and
xmzzz
committed
irqchip/sifive-plic: Probe plic driver early for Allwinner D1 platform

avpatel
authored and
xmzzz
committed
arm64: PCI: Migrate ACPI related functions to pci-acpi.c

vlsunil
authored and
xmzzz
committed
ACPI: scan: Add a weak arch_sort_irqchip_probe() to order the IRQCHIP probe

vlsunil
authored and
xmzzz
committed
ACPI: bus: Add acpi_riscv_init() function

vlsunil
authored and
xmzzz
committed
ACPI: scan: Extract CSI-2 connection graph from _CRS

rafaeljw
authored and
xmzzz
committed
ACPI: utils: Dynamically determine acpi_handle_list size

rafaeljw
authored and
xmzzz
committed
ACPI: utils: Fix error path in acpi_evaluate_reference()

rafaeljw
authored and
xmzzz
committed
ACPI: utils: Rearrange in acpi_evaluate_reference()

rafaeljw
authored and
xmzzz
committed
ACPI: utils: Return bool from acpi_evaluate_reference()

rafaeljw
authored and
xmzzz
committed
ACPI: utils: Refine acpi_handle_list_equal() slightly

rafaeljw
authored and
xmzzz
committed
ACPI: utils: Fix white space in struct acpi_handle_list definition

rafaeljw
authored and
xmzzz
committed
ACPI: scan: Refactor dependency creation

vlsunil
authored and
xmzzz
committed
ACPI: scan: Add RISC-V interrupt controllers to honor list

vlsunil
authored and
xmzzz
committed
ACPI: scan: Define weak function to populate dependencies

vlsunil
authored and
xmzzz
committed
ACPI: bus: Add RINTC IRQ model for RISC-V

vlsunil
authored and
xmzzz
committed
ACPI: pci_link: Clear the dependencies after probe

vlsunil
authored and
xmzzz
committed
ACPI: RISC-V: Implement PCI related functionality

vlsunil
authored and
xmzzz
committed
ACPI: RISC-V: Implement function to reorder irqchip probe entries

vlsunil
authored and
xmzzz
committed
ACPI: RISC-V: Initialize GSI mapping structures

vlsunil
authored and
xmzzz
committed
ACPI: RISC-V: Implement function to add implicit dependencies

vlsunil
authored and
xmzzz
committed
irqchip/riscv-intc: Add ACPI support for AIA

vlsunil
authored and
xmzzz
committed
irqchip/riscv-imsic-state: Create separate function for DT

vlsunil
authored and
xmzzz
committed
irqchip/riscv-imsic: Add ACPI support

vlsunil
authored and
xmzzz
committed
irqchip/riscv-aplic: Add ACPI support

vlsunil
authored and
xmzzz
committed
irqchip/sifive-plic: Add ACPI support

vlsunil
authored and
xmzzz
committed
irqchip/riscv-intc: Fix SMP=n boot with ACPI

vlsunil
authored and
xmzzz
committed
clocksource/timer-riscv: ACPI: Add timer_cannot_wakeup_cpu

vlsunil
authored and
xmzzz
committed
RISC-V: ACPI: Enhance acpi_os_ioremap with MMIO remapping

vlsunil
authored and
xmzzz
committed
RISC-V: ACPI: Update the return value of acpi_get_rhct()

vlsunil
authored and
xmzzz
committed
RISC-V: ACPI: RHCT: Add function to get CBO block sizes

vlsunil
authored and
xmzzz
committed
RISC-V: cacheflush: Initialize CBO variables on ACPI systems

vlsunil
authored and
xmzzz
committed
driver: k1: add an interconnect process driver

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: add memory ranges define

zhangmeng
authored and
xmzzz
committed
riscv: config: enable memory range driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: dmi: Add SMBIOS/DMI support

uestc-gr
authored and
xmzzz
committed
serial/8250_dw: Add ACPI ID for SG2044 UART

haijiao.liu
authored and
xmzzz
committed
irqchip: Add Sophgo SG2044 MSI controller driver

haijiao.liu
authored and
xmzzz
committed
riscv: openeuler_defconfig: Enable Sophgo SG2044 MSI drivers

haijiao.liu
authored and
xmzzz
committed
drivers: i2c: Add ACPI support for Sophgo I2C Controller

haijiao.liu
authored and
xmzzz
committed
drivers: spi: Add ACPI support for Sophgo SPI Controller

haijiao.liu
authored and
xmzzz
committed
ACPI: RISC-V: Add LPI driver

vlsunil
authored and
xmzzz
committed
ACPI: Enable ACPI_PROCESSOR for RISC-V

vlsunil
authored and
xmzzz
committed
lib/string_choices: Add str_plural() helper

mwajdecz
authored and
xmzzz
committed
dt-bindings: interrupt-controller: Add T-HEAD C900 ACLINT SSWI device

inochisa
authored and
xmzzz
committed
irqchip: Add T-HEAD C900 ACLINT SSWI driver

inochisa
authored and
xmzzz
committed
drivers: Add ACPI support for thead-c900-aclint-sswi

Jingyu Li
authored and
xmzzz
committed
riscv: openeuler_defconfig: Enable T-HEAD C900 ACLINT SSWI drivers

haijiao.liu
authored and
xmzzz
committed
RISC-V: Enable IPI CPU Backtrace

uestc-gr
authored and
xmzzz
committed
RISC-V: ACPI: Enable SPCR table for console output on RISC-V

uestc-gr
authored and
xmzzz
committed
iommu/vt-d: add wrapper functions for page allocations

uestc-gr
authored and
xmzzz
committed
sizes.h: Add entries between SZ_32G and SZ_64T

uestc-gr
authored and
xmzzz
committed
iommu: constify of_phandle_args in xlate

uestc-gr
authored and
xmzzz
committed
dt-bindings: iommu: riscv: Add bindings for RISC-V IOMMU

uestc-gr
authored and
xmzzz
committed
iommu/riscv: Add RISC-V IOMMU platform device driver

uestc-gr
authored and
xmzzz
committed
iommu/riscv: Add RISC-V IOMMU PCIe device driver

uestc-gr
authored and
xmzzz
committed
iommu/riscv: Enable IOMMU registration and device probe.

uestc-gr
authored and
xmzzz
committed
iommu/riscv: Device directory management.

uestc-gr
authored and
xmzzz
committed
iommu/riscv: Command and fault queue support

uestc-gr
authored and
xmzzz
committed
iommu/riscv: Paging domain support

uestc-gr
authored and
xmzzz
committed
RISC-V: Select ACPI PPTT drivers

uestc-gr
authored and
xmzzz
committed
ACPI: RISC-V: Add CPPC driver

uestc-gr
authored and
xmzzz
committed
cpufreq: Move CPPC configs to common Kconfig and add RISC-V

uestc-gr
authored and
xmzzz
committed
RISC-V: defconfig: Enable CONFIG_ACPI_CPPC_CPUFREQ

uestc-gr
authored and
xmzzz
committed
RISC-V: Implement archrandom when Zkr is available

uestc-gr
authored and
xmzzz
committed
riscv: Optimize crc32 with Zbc extension

uestc-gr
authored and
xmzzz
committed
riscv: Optimize bitops with Zbb extension

uestc-gr
authored and
xmzzz
committed
riscv: Optimize hweight API with Zbb extension

uestc-gr
authored and
xmzzz
committed
riscv: k1: dt-bindings: support dma binding for spacemit k1 soc

zhangmeng
authored and
xmzzz
committed
driver: k1: add dma driver support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: add dma support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: config: enable dma driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
driver: k1: add i2c driver support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: add i2c support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: config: enable i2c driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: enable i2c2 and i2c8 for bananapi f3 board

zhangmeng
authored and
xmzzz
committed
driver: k1: add spi driver support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: add spi support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: config: enable spi driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: enable spi-3 for bananapi f3 board

zhangmeng
authored and
xmzzz
committed
driver: k1: add qspi driver support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: add qspi support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: config: enable qspi driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: enable qspi for bananapi f3 board

zhangmeng
authored and
xmzzz
committed
driver: pwm: update pwm-pxa for support spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: add pwm support for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: config: enable pxa-pwm driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: k1: dts: enable pwm for bananapi f3 board

zhangmeng
authored and
xmzzz
committed
driver: mfd: add spacemit p1 mfd driver support

zhangmeng
authored and
xmzzz
committed
driver: regulator: add spacemit p1 regulator driver support

zhangmeng
authored and
xmzzz
committed
driver: input: add spacemit p1 key driver support

zhangmeng
authored and
xmzzz
committed
driver: pinctrl: add spacemit p1 pinctrl driver support

zhangmeng
authored and
xmzzz
committed
driver: rtc: add spacemit p1 rtc driver support

zhangmeng
authored and
xmzzz
committed
driver: iio/adc: add spacemit p1 adc driver support

zhangmeng
authored and
xmzzz
committed
riscv: dts: add spacemit p1 pmic support for bananapi f3

zhangmeng
authored and
xmzzz
committed
riscv: config: enable spacemit p1 driver for spacemit k1

zhangmeng
authored and
xmzzz
committed
riscv: config: enable CONFIG_RISCV_ISA_ZICBOM for spacemit k1

kevin-zhm
authored and
xmzzz
committed
riscv: config: Update openeuler_defconfig for support k1 modules

kevin-zhm
authored and
xmzzz
committed
riscv, qemu_fw_cfg: Add support for RISC-V architecture

MahnoKropotkinvich
authored and
xmzzz
committed

Commits on Aug 19, 2025

riscv: Add support for kernel mode vector

greentime
authored and
zzSunil
committed
riscv: vector: make Vector always available for softirq context

AndybnACT
authored and
zzSunil
committed
riscv: Add vector extension XOR implementation

greentime
authored and
zzSunil
committed
riscv: sched: defer restoring Vector context for user

AndybnACT
authored and
zzSunil
committed
riscv: lib: vectorize copy_to_user/copy_from_user

AndybnACT
authored and
zzSunil
committed
riscv: fpu: drop SR_SD bit checking

AndybnACT
authored and
zzSunil
committed
riscv: vector: do not pass task_struct into riscv_v_vstate_{save,restore}()

AndybnACT
authored and
zzSunil
committed
riscv: vector: use a mask to write vstate_ctrl

AndybnACT
authored and
zzSunil
committed
riscv: vector: use kmem_cache to manage vector context

AndybnACT
authored and
zzSunil
committed
riscv: vector: allow kernel-mode Vector with preemption

AndybnACT
authored and
zzSunil
committed
riscv: Implement Shadow Call Stack

samitolvanen
authored and
zzSunil
committed