Skip to content

Add SIML FEPGate (one-bit surprise gating) to V-JEPA 2 planning loop #98

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
lesreaper wants to merge 1 commit into
base: main
Choose a base branch
from

Initial commit for single bit SIML FEPGate

4d93932
Select commit
Loading
Failed to load commit list.
Open

Add SIML FEPGate (one-bit surprise gating) to V-JEPA 2 planning loop #98

Initial commit for single bit SIML FEPGate
4d93932
Select commit
Loading
Failed to load commit list.
Meta CLA / Meta CLA Check succeeded Oct 15, 2025 in 0s

Contributor License Agreement is valid!

View more details on Meta CLA