Skip to content

tools, image: multi-board images with support for Cosmo #202

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 3 commits into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 5 additions & 5 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -530,11 +530,11 @@ just to streamline your workflow, please don't hesitate to reach out!

## OS Image Archives

As part of building OS images for Gimlets, an image archive is produced that
includes the boot ROM and the root file system ramdisk image. It also includes
some metadata in a JSON file, using the same format as [the **omicron1**
brand](https://github.com/oxidecomputer/helios-omicron-brand/) (see **IMAGE
ARCHIVES** in **omicron1(7)**).
As part of building OS images for Oxide compute sleds, an image archive is
produced that includes the boot ROM and the root file system ramdisk image. It
also includes some metadata in a JSON file, using the same format as [the
**omicron1** brand](https://github.com/oxidecomputer/helios-omicron-brand/)
(see **IMAGE ARCHIVES** in **omicron1(7)**).

The contents of the file represents a committed interface between Helios and
the parts of [Omicron](https://github.com/oxidecomputer/omicron) which need to
Expand Down
35 changes: 35 additions & 0 deletions image/amd/milan-gimlet-b-1.0.0.a.toml
Original file line number Diff line number Diff line change
@@ -0,0 +1,35 @@
cpu = 'milan'
board = 'gimlet-b'
firmware_version = '1.0.0.a'
size = 32
blobs = [
'AmdPubKey_gn.tkn',
'PspBootLoader_gn.sbin',
'PspRecoveryBootLoader_gn.sbin',
'SmuFirmwareGn.csbin',
'SecureDebugToken_gn.stkn',
'PspABLFw_gn.stkn',
'SmuFirmware2Gn.csbin',
'SecureDebugUnlock_gn.sbin',
'PspIkek_gn.bin',
'SecureEmptyToken.bin',
'RsmuSecPolicy_gn.sbin',
'Mp5Gn.csbin',
'AgesaBootloader_U_prod_GN.csbin',
'GnPhyFw.sbin',
'PSP-Key-DB_gn.sbin',
'Appb_GN_1D_Ddr4_Udimm_Imem.csbin',
'Appb_GN_1D_Ddr4_Udimm_Dmem.csbin',
'Appb_GN_1D_Ddr4_Rdimm_Imem.csbin',
'Appb_GN_1D_Ddr4_Rdimm_Dmem.csbin',
'Appb_GN_2D_Ddr4_Udimm_Imem.csbin',
'Appb_GN_2D_Ddr4_Udimm_Dmem.csbin',
'Appb_GN_2D_Ddr4_Rdimm_Imem.csbin',
'Appb_GN_2D_Ddr4_Rdimm_Dmem.csbin',
'Appb_GN_BIST_Ddr4_Udimm_Imem.csbin',
'Appb_GN_BIST_Ddr4_Udimm_Dmem.csbin',
'Appb_GN_BIST_Ddr4_Rdimm_Imem.csbin',
'Appb_GN_BIST_Ddr4_Rdimm_Dmem.csbin',
'Appb_GN_BIST_Ddr4_Lrdimm_Imem.csbin',
'Appb_GN_BIST_Ddr4_Lrdimm_Dmem.csbin',
]
56 changes: 56 additions & 0 deletions image/amd/turin-cosmo-1.0.0.3-p1.toml
Original file line number Diff line number Diff line change
@@ -0,0 +1,56 @@
cpu = 'turin'
board = 'cosmo'
firmware_version = '1.0.0.3-p1'
size = 32
blobs = [
'TypeId0x00_AmdPubKey_BRH.tkn',
'TypeId0x01_PspBl_BRH.esbin',
'TypeId0x08_SmuFirmware_breithorn.ecsbin',
'TypeId0x208_SmuFirmware_BRHDense.ecsbin',
'TypeId0x09_PspDebugUnlockToken_BRH.stkn',
'TypeId0x0A_PspAblPubKey_BRH.stkn',
'TypeId0x55_SPLTable_BRH.sbin',
'TypeId0x9D_AspSramFwExt_BRH.sbin',
'TypeId0x13_SduFw_BRH.ecsbin',
'TypeId0x22_SecureEmptyToken.bin',
'TypeId0x24_RegisterAccessPolicy_BRH.cesbin',
'TypeId0x224_RegisterAccessPolicy_BRHDense.cesbin',
'TypeId0x28_PspSystemDriver_BRH.ecsbin',
'TypeId0x2A_SmuFirmware_breithorn.ecsbin',
'TypeId0x22A_SmuFirmware_BRHDense.ecsbin',
'TypeId0x2D_AblRt.ecsbin',
'TypeId0x30_AgesaBootLoaderU_BRH.ecsbin',
'TypeId0x42_PhyFw_BRH.ecsbin',
'TypeId0x44_USB_PHY_BRH.esbin',
'TypeId0x245_RegisterAccessPolicy_BRHDense.cesbin',
'TypeId0x50_PspKeyDataBase_BRH.sbin',
'TypeId0x51_PspTosKeyDataBase_BRH.ecsbin',
'TypeId0x5DMpioFw_BRH.cesbin',
'TypeId0x64_RasDriver_BRH.ecsbin',
'TypeId0x65_ta_ras_prod_amdTEE.ecsbin',
'TypeId0x73_PspBl_BRH.ecsbin',
'TypeId0x76_DfRib_BRH.csbin',
'TypeId0x8C_MPDMATF_BRH.sbin',
'TypeId0x91_GmiPhyFw_BRH.esbin',
'TypeId0x92_Page_BRH.sbin',
'TypeId0x9F_psp_tos_wl_bin_brh.sbin',
'TypeId0xA0_S3Image_BRH_A0.sbin',
'TypeId0xA0_S3Image_BRHD_A0.sbin',
'TypeId0xA0_S3Image_BRH_B0.sbin',
'TypeId0xA0_S3Image_BRH_C0.sbin',
'TypeId0xA0_S3Image_BRHD_B0.sbin',
'Type0x64_AppbDdr5RdimmImem3_BRH.ecsbin',
'Type0x64_AppbDdr5RdimmImem4_BRH.ecsbin',
'Type0x64_AppbDdr5RdimmPosttrainImem9_BRH.ecsbin',
'Type0x64_AppbDdr5RdimmPosttrainImem10_BRH.ecsbin',
'Type0x64_AppbDdr5RdimmQuickbootImem11_BRH_C0.ecsbin',
'Type0x65_AppbDdr5RdimmDmem3_BRH.ecsbin',
'Type0x65_AppbDdr5RdimmDmem4_BRH.ecsbin',
'Type0x65_AppbDdr5RdimmPosttrainDmem9_BRH.ecsbin',
'Type0x65_AppbDdr5RdimmPosttrainDmem10_BRH.ecsbin',
'Type0x65_AppbDdr5RdimmPosttrainDmem9_BRH_C0.ecsbin',
'Type0x65_AppbDdr5RdimmPosttrainDmem10_BRH_C0.ecsbin',
'Type0x65_AppbDdr5RdimmQuickbootDmem11_BRH_C0.ecsbin',
'Type0x65_AppbDdr5RdimmQuickbootDmem12_BRH_C0.ecsbin',
'TypeId0x21_PspAmdIkek_BRH.bin',
]
Loading