-
Notifications
You must be signed in to change notification settings - Fork 78
Pull requests: riscv-software-src/riscv-unified-db
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
feat: add additional ecosystems to Dependabot
#1229
opened Oct 31, 2025 by
jordancarlin
Loading…
5 tasks
fix(data): extension Svadu does not conflict with Svade
#1228
opened Oct 31, 2025 by
ThinkOpenly
Loading…
feat: add link to GitHub statistics from deployments page
#1215
opened Oct 29, 2025 by
dhower-qc
Loading…
feat: add generator for capstone
generators
Related to backend/generator
#1209
opened Oct 27, 2025 by
cmd05
Loading…
chore(deps): bump ext/riscv-tests from Pull requests that update a dependency file
submodules
Pull requests that update submodules code
355f1fb to 5ec687b
dependencies
#1208
opened Oct 27, 2025 by
dependabot
bot
Loading…
chore(deps): bump ext/llvm-project from Pull requests that update a dependency file
submodules
Pull requests that update submodules code
8e85b77 to d7e40f3
dependencies
#1207
opened Oct 27, 2025 by
dependabot
bot
Loading…
chore(deps): bump ext/riscv-opcodes from Pull requests that update a dependency file
submodules
Pull requests that update submodules code
767b741 to 26e2c04
dependencies
#1192
opened Oct 20, 2025 by
dependabot
bot
Loading…
fix: remove processing raw yaml files in exception cause generation
#1189
opened Oct 14, 2025 by
AliAlaa88
Loading…
Hex digit support
PRIDE
Eclipse based custom IDE for UDB
#1166
opened Oct 5, 2025 by
brayjmendoza
•
Draft
feat(IDL): single precision floating point multiply, divide, multiply add and subtract instruction
#1165
opened Oct 4, 2025 by
ShashankVM
Loading…
3
feat(backends): add GNU Assembler Test Generator for RISC-V
generators
Related to backend/generator
#1139
opened Sep 29, 2025 by
AnimeshAgarwal28
•
Draft
feat: add SystemVerilog backend generator
generators
Related to backend/generator
#1090
opened Sep 17, 2025 by
AliAlaa88
Loading…
fix: added MockProcessor-CTP to deploy pages
#1078
opened Sep 10, 2025 by
james-ball-qualcomm
Loading…
feat(backends): add binutils generator for RISC-V opcode tables
generators
Related to backend/generator
#1072
opened Sep 8, 2025 by
AFOliveira
•
Draft
Previous Next
ProTip!
Type g p on any issue or pull request to go back to the pull request listing page.